

US009153172B2

# (12) United States Patent

Nathan et al.

(54) METHOD AND SYSTEM FOR PROGRAMMING AND DRIVING ACTIVE MATRIX LIGHT EMITTING DEVICE PIXEL HAVING A CONTROLLABLE SUPPLY VOLTAGE

(71) Applicant: Ignis Innovation Inc., Waterloo (CA)

(72) Inventors: **Arokia Nathan**, Cambridge (GB); **Gholamreza Chaji**, Waterloo (CA);

Peyman Servati, Vancouver (CA)

(73) Assignee: Ignis Innovation Inc., Waterloo (CA)

(\*) Notice: Subject to any disclaimer, the term of this

patent is extended or adjusted under 35

U.S.C. 154(b) by 0 days.

(21) Appl. No.: 13/744,843

(22) Filed: Jan. 18, 2013

(65) **Prior Publication Data** 

US 2013/0162507 A1 Jun. 27, 2013

#### Related U.S. Application Data

(63) Continuation of application No. 13/243,065, filed on Sep. 23, 2011, now Pat. No. 8,378,938, which is a continuation of application No. 12/851,652, filed on Aug. 6, 2010, now Pat. No. 8,405,587, which is a continuation of application No. 11/298,240, filed on Dec. 7, 2005, now Pat. No. 7,800,565.

## (30) Foreign Application Priority Data

Dec. 7, 2004 (CA) ...... 2490858

(51) **Int. Cl.** 

G09G 3/30 (2006.01) G09G 3/32 (2006.01) G09G 3/36 (2006.01) (10) **Patent No.:** 

US 9,153,172 B2

(45) **Date of Patent:** 

Oct. 6, 2015

(52) U.S. Cl.

(Continued)

(58) Field of Classification Search

(56) References Cited

U.S. PATENT DOCUMENTS

3,506,851 A 4/1970 Polkinghorn et al.

3,750,987 A 8/1973 Gobel

(Continued)

FOREIGN PATENT DOCUMENTS

AU 729652 6/1997 CA 1294034 1/1992

(Continued)

OTHER PUBLICATIONS

Ahnood et al.: "Effect of threshold voltage instability on field effect mobility in thin film transistors deduced from constant current measurements"; dated Aug. 2009.

(Continued)


Primary Examiner — Long D Pham

(74) Attorney, Agent, or Firm — Nixon Peabody LLP

### (57) ABSTRACT

Method and system for programming and driving active matrix light emitting device pixel is provided. The pixel is a voltage programmed pixel circuit, and has a light emitting device, a driving transistor and a storage capacitor. The pixel has a programming cycle having a plurality of operating cycles, and a driving cycle. During the programming cycle, the voltage of the connection between the OLED and the driving transistor is controlled so that the desired gate-source voltage of a driving transistor is stored in a storage capacitor.

## 13 Claims, 22 Drawing Sheets



# US 9,153,172 B2 Page 2

(52) <b>U.S.</b> (		G0	9G2300/0852 (2013.01); G09G		323,631 323,832		11/2001 11/2001	Juang Nishizawa et al.
CrC.			9262 (2013.01); G09G 2310/06	6,	333,729	В1	12/2001	На
			99G 2310/061 (2013.01); G09G		345,085 365,917		2/2002 4/2002	Yeo et al. Yamazaki
	(2013.01),	O.	2320/043 (2013.01)		373,453		4/2002	Yudasaka
			2020/073 (2013.01)		384,427		5/2002	Yamazaki et al.
(56)	Refe	rei	ices Cited		388,653			Goto et al.
,					392,617 396,469		5/2002	Gleason Miwa et al.
	U.S. PATE	NΊ	DOCUMENTS		399,988		6/2002	Yamazaki
3,774,05	5 A 11/10	73	Bapat	6,	414,661	В1	7/2002	
4,090,09			Nagami		417,825		7/2002	
4,354,16	2 A 10/19	82	Wright		420,758 420,834		7/2002	Nakajima Yamazaki et al.
4,758,83			Kasahara et al.		420,988			Azami et al.
4,963,86 4,975,69			Stewart Lee		430,496		8/2002	
4,996,52			Bell et al.		433,488 445,376		8/2002 9/2002	
5,051,73			Hayashida et al.		468,638			Jacobsen et al.
5,134,38 5,153,42			Smith et al. Hack et al.	6,	473,065	В1	10/2002	
5,170,15			Shinya		475,845		11/2002	Kimura Tanaka et al.
5,204,66	1 A 4/19		Hack et al.		489,952 501,098		12/2002 12/2002	Yamazaki
5,222,08			Plus		501,466			Yamagishi et al.
5,266,51 5,278,54			Robb et al. Smith et al.		512,271			Yamazaki et al.
5,408,26			Main		518,594 522,315			Nakajima et al. Ozawa et al.
5,498,88			Lee et al.		524,895			Yamazaki et al.
5,572,44 5,589,84			Lentz et al. Lewis	6,	531,713	В1	3/2003	Yamazaki
5,619,03			Weisfield		535,185			Kim et al.
5,648,27			Hara et al.		542,138 559,594			Shannon et al. Fukunaga et al.
5,670,97			Bassetti et al.	,	573,195			Yamazaki et al.
5,686,93 5,691,78			Weisbrod Numao et al.	6,	573,584	B1		Nagakari et al.
5,701,50			Yamashita et al.		576,926			Yamazaki et al.
5,712,65	3 A 1/19	98	Katoh et al.		580,408 580,657			Bae et al. Sanford et al.
5,714,96			Ikeda		583,398		6/2003	
5,744,82 5,745,66			Kousai et al. Kolpatzik et al.		583,775			Sekiya et al.
5,747,92			Shanks et al.		583,776 587,086			Yamazaki et al. Koyama
5,748,16			Shieh et al.		593,691			Nishi et al.
5,758,12 5,784,04			Gray et al. Ono et al.	6,	594,606	B2	7/2003	
5,790,23			Matsuyama		597,203		7/2003	
5,815,30	3 A 9/19	98	Berlin		611,108 617,644			Kimura Yamazaki et al.
5,835,37 5,870,07			Smith et al. Kawahata		618,030		9/2003	Kane et al.
5,874,80			Garbuzov et al.		639,244			Yamazaki et al.
5,880,58	2 A 3/19	99	Sawada		661,180 661,397			Koyama Mikami et al.
5,903,24			Irwin	6,	670,637	B2		Yamazaki et al.
5,917,28 5,923,79	UA 6/19 4 A 7/10		Burrows et al. McGrath et al.		677,713		1/2004	Sung
5,949,39			Kim		680,577 680,580		1/2004	Inukai et al.
5,952,78			Stewart et al.		686,699			Yumoto
5,990,62 6,023,25			Yamada et al. Howard et al.		687,266		2/2004	
6,069,36			Chow et al.		690,000 690,344		2/2004 2/2004	Muramatsu et al. Takeuchi et al.
6,091,20			Kawashima et al.		693,388			Oomura
6,097,36 6,100,86			Holloman Lee et al.		693,610		2/2004	Shannon et al.
6,144,22					694,248		2/2004	
6,177,91	5 B1 1/20		Beeteson et al.		697,057 720,942			Koyama et al. Lee et al.
6,229,50			Dawson et al.		724,151		4/2004	
6,229,50 6,232,93			Kane Saito et al.		734,636			Sanford et al.
6,246,18			Nishigaki		738,034 738,035		5/2004 5/2004	Kaneko et al.
6,252,24			Sano et al.		753,655			Shih et al.
6,259,42 6,268,84			Kurogane Cairns et al.	6,	753,834	B2	6/2004	Mikami et al.
6,274,88			Yamazaki et al.		756,741		6/2004	
6,288,69	6 B1 9/20	01	Holloman		771,028 777,712			Winters Sanford et al.
6,300,92			Kim Ohtoni et el		777,888		8/2004	
6,303,96 6,306,69			Ohtani et al. Yamazaki et al.		780,687			Nakajima et al.
6,307,32	2 B1 10/20	01	Dawson et al.	6,	781,567	B2	8/2004	Kimura
6,310,96			Chung et al.		788,231		9/2004	
6,316,78 6,320,32			Mueller et al. Cok et al.		806,638 806,857			Lih et al. Sempel et al.
0,520,52	J DI 11/20	υI	Ook of all	ο,	000,037	102	10/2007	Semper et al.

# US 9,153,172 B2

Page 3

(56)		Referen	ces Cited	7,485,478			Yamagata et al.	
	11.0	DATENT	DOCLINATENITO	7,495,501			Iwabuchi et al. Yuki et al.	
	U.S.	PATENT	DOCUMENTS	7,502,000 7,515,124			Yaguma et al.	
6,809,70	)6 B2	10/2004	Shimoda	7,535,449			Miyazawa	
6,828,95			Koyama	7,554,512		6/2009	Steer	
6,858,99			Miyazawa	7,569,849			Nathan et al.	
6,859,19	93 B1	2/2005	Yumoto	7,595,776			Hashimoto et al.	
6,861,67			Ohtani et al.	7,604,718 7,609,239		10/2009	Zhang et al.	
6,873,11			Ishizuka	7,612,745			Yumoto et al.	
6,873,32 6,876,34			Nakamura Anzai et al.	7,619,594		11/2009		
6,878,96			Ohnuma	7,619,597			Nathan et al.	
6,900,48		5/2005		7,639,211			Miyazawa	
6,903,73		6/2005		7,683,899 7,688,289			Hirakata et al. Abe et al.	
6,909,11 6,909,41			Yamazaki Zavracky et al.	7,697,052			Yamazaki et al.	
6,911,96		6/2005	Yokoyama	7,760,162			Miyazawa	
6,911,96			Lee et al.	7,808,008		10/2010		
6,914,44	48 B2	7/2005		7,825,419			Yamagata et al.	
6,919,87		7/2005		7,859,520 7,868,859		1/2010	Tomida et al.	
6,924,60 6,937,21		8/2005 8/2005	Komiya	7,876,294			Sasaki et al.	
6,937,22			Kitaura et al.	7,889,159			Nathan et al.	
6,940,21			Komiya et al.	7,903,127	B2	3/2011		
6,943,50			LeChevalier	7,920,116			Woo et al.	
6,954,19			Matsumoto et al.	7,944,414 7,969,390			Shirasaki et al. Yoshida	
6,956,54			Bae et al.	7,978,170			Park et al.	
6,970,14 6,975,14			Chung et al. Azami et al.	7,989,392			Crockett et al.	
6,975,33			Arnold et al.	7,995,008		8/2011		
6,995,51			Murakami et al.	7,995,010			Yamazaki et al.	
6,995,51			Arnold et al.	8,044,893			Nathan et al.	
7,022,55			Adachi	8,063,852 8,144,081			Kwak et al. Miyazawa	
7,023,40 7,027,01			Chen et al. Booth, Jr. et al.	8,159,007			Barna et al.	
7,034,79			Sekiya et al.	8,242,979			Anzai et al.	
7,038,39	92 B2	5/2006	Libsch et al.	8,319,712			Nathan et al.	
7,057,58			Asano et al.	8,493,295 8,497,525			Yamazaki et al. Yamagata et al.	
7,061,45			Kimura	2001/0002703		6/2001	Koyama	
7,071,93 7,088,05		8/2006	Libsch et al.	2001/0004190			Nishi et al.	
7,106,28			Naugler	2001/0009283			Arao et al.	
7,112,82			Chang et al.	2001/0020926		9/2001	3	
7,113,86			Smith et al.	2001/0026127 2001/0026179		10/2001	Yoneda et al.	
7,116,05		10/2006	Lo et al. Ikeda et al.	2001/0026179		10/2001		
7,122,83 7,129,91			Knapp et al.	2001/0030323		10/2001		
7,141,82		11/2006	Yamazaki et al.	2001/0038098			Yamazaki et al.	
7,164,41	17 B2	1/2007	Cok	2001/0040541			Yoneda et al.	
7,193,58			Yoshida et al.	2001/0043173 2001/0045929		11/2001		
7,199,51			Seo et al.	2001/0043929			Sempel et al.	
7,220,99 7,224,33		5/2007	Nakata Cok	2001/0052898			Osame et al.	
7,235,81			Yamazaki et al.	2001/0052940			Hagihara et al.	
7,245,27			Ishizuka	2002/0000576		1/2002		
7,248,23			Nathan et al.	2002/0011796 2002/0011799			Koyama Kimura	
7,259,73 7,262,75			Ono et al. Tanghe et al.	2002/0011793		1/2002		
7,274,34			Imamura et al.	2002/0012057			Kimura	
7,274,36			Ishizuka et al.	2002/0015031			Fujita et al.	
7,279,71			Yamazaki et al.	2002/0015032			Koyama et al. Ohtani et al.	
7,304,62			Oomori et al.	2002/0030190 2002/0030528			Matsumoto et al.	
7,310,09 7,315,29			Imamura Kimura	2002/0030647			Hack et al	345/82
7,317,43			Lan et al.	2002/0036463			Yoneda et al.	
7,319,46			Mikami et al.	2002/0047565			Nara et al.	
7,321,34	48 B2	1/2008	Cok et al.	2002/0047852			Inukai et al.	
7,327,35		2/2008		2002/0048829 2002/0050795		4/2002 5/2002	Yamazaki et al. Imura	
7,333,07 7,339,63			Koyama et al. Voloschenko et al.	2002/0052086		5/2002		
7,339,03 7,343,24			Smith et al.	2002/0052080			Ishikawa et al.	
7,355,57			Leon et al.	2002/0070909			Asano et al.	
7,358,94	41 B2	4/2008	Ono et al.	2002/0080108		6/2002		
7,402,46			Kadono et al.	2002/0084463			Sanford et al.	
7,414,60			Nathan et al.	2002/0101172		8/2002		
7,432,88			Asano et al.	2002/0101433			McKnight Yamagata et al.	
7,466,16 7,474,28			Date et al. Kimura	2002/0113248 2002/0117722			Yamagata et al. Osada et al.	
1,71,40	04	1/2003	1 x 1111 to 1 d	2002/011/722	4 7 1	U, 2002	Source et al.	

# US 9,153,172 B2

Page 4

(56)	Referei	nces Cited	2004/0196275 A1	10/2004	Hattori
	DATENIT		2004/0201554 A1 2004/0207615 A1	10/2004 10/2004	
0.5.1	PALENI	DOCUMENTS	2004/0207013 A1 2004/0239596 A1		Ono et al.
2002/0122308 A1	9/2002	Ikeda	2004/0239696 A1	12/2004	
2002/0122506 A1		Forbes	2004/0251844 A1	12/2004	Hashido et al.
2002/0140712 A1	10/2002	Ouchi et al.	2004/0252085 A1		Miyagawa
2002/0154084 A1		Tanaka et al.	2004/0252089 A1		Ono et al. Yamada et al.
2002/0158587 A1	10/2002	Komiya	2004/0256617 A1 2004/0257353 A1		Imamura et al.
2002/0158666 A1 2002/0158823 A1		Azami et al. Zavracky et al.	2004/0257355 A1	12/2004	
2002/0163314 A1		Yamazaki et al.	2004/0263437 A1	12/2004	Hattori
2002/0171613 A1	11/2002	Goto et al.	2005/0007357 A1		Yamashita et al.
2002/0180369 A1		Koyama	2005/0035709 A1 2005/0052379 A1		Furuie et al. Waterman
2002/0180721 A1 2002/0186214 A1		Kimura et al. Siwinski	2005/0057459 A1		Miyazawa
2002/0190332 A1		Lee et al.	2005/0067970 A1		Libsch et al.
2002/0190924 A1		Asano et al.	2005/0067971 A1	3/2005	
2002/0190971 A1		Nakamura et al.	2005/0068270 A1 2005/0083270 A1		Awakura Miyazawa
2002/0195967 A1 2002/0195968 A1		Kim et al. Sanford et al.	2005/0085270 A1 2005/0088103 A1*		Kageyama et al 315/169.3
2003/0001828 A1		Asano	2005/0110420 A1		Arnold et al.
2003/0020413 A1		Oomura	2005/0110727 A1	5/2005	
2003/0030603 A1		Shimoda	2005/0117096 A1 2005/0123193 A1		Voloschenko et al. Lamberg et al.
2003/0062524 A1 2003/0062844 A1		Kimura	2005/0125193 A1 2005/0140598 A1		Kim et al.
2003/0062844 A1 2003/0063081 A1		Miyazawa Kimura et al.	2005/0140610 A1		Smith et al.
2003/0076048 A1		Rutherford	2005/0145891 A1	7/2005	
2003/0090445 A1		Chen et al.	2005/0156831 A1		Yamazaki et al.
2003/0090447 A1		Kimura	2005/0168416 A1 2005/0206590 A1		Hashimoto et al. Sasaki et al.
2003/0090481 A1 2003/0095087 A1		Kimura Libsch	2005/0219188 A1		Kawabe et al.
2003/0098829 A1		Chen et al.	2005/0225686 A1	10/2005	Brummack et al.
2003/0107560 A1		Yumoto et al.	2005/0243037 A1		Eom et al.
2003/0107561 A1		Uchino et al.	2005/0248515 A1 2005/0258867 A1		Naugler et al. Miyazawa
2003/0111966 A1 2003/0112205 A1		Mikami et al. Yamada	2005/0258807 A1 2005/0260777 A1		Brabec et al.
2003/0112203 A1 2003/0112208 A1		Okabe et al.	2005/0269959 A1		Uchino et al.
2003/0117348 A1		Knapp et al.	2005/0269960 A1		Ono et al.
2003/0122474 A1	7/2003		2005/0285822 A1		Reddy et al. Eom et al.
2003/0122745 A1		Miyazawa Shannon et al.	2005/0285825 A1 2006/0007072 A1		Choi et al.
2003/0122747 A1 2003/0128199 A1		Kimura	2006/0012310 A1*		Chen et al
2003/0140958 A1		Yang et al.	2006/0012311 A1		Ogawa
2003/0151569 A1		Lee et al.	2006/0027807 A1 2006/0030084 A1	2/2006 2/2006	Nathan et al.
2003/0156104 A1		Morita LeChevalier	2006/0030084 A1 2006/0038750 A1		Inoue et al.
2003/0169241 A1 2003/0169247 A1		Kawabe et al.	2006/0038758 A1		Routley et al.
2003/0174152 A1		Noguchi	2006/0038762 A1	2/2006	
2003/0179626 A1		Sanford et al.	2006/0066527 A1 2006/0066533 A1	3/2006	Chou Sato et al.
2003/0189535 A1		Matsumoto et al. Lee et al.	2006/0000333 A1 2006/0077077 A1	4/2006	
2003/0197663 A1 2003/0214465 A1		Kimura	2006/0092185 A1	5/2006	Jo et al.
2003/0230980 A1		Forrest et al.	2006/0125408 A1		Nathan et al.
2004/0004589 A1	1/2004		2006/0139253 A1 2006/0145964 A1		Choi et al. Park et al.
2004/0027063 A1		Nishikawa Cok et al.	2006/0143964 A1 2006/0191178 A1		Sempel et al.
2004/0032382 A1 2004/0041750 A1	3/2004		2006/0209012 A1	9/2006	Hagood, IV
2004/0056604 A1		Shih et al.	2006/0221009 A1	10/2006	
2004/0066357 A1		Kawasaki	2006/0227082 A1 2006/0232522 A1		Ogata et al. Roy et al.
2004/0070557 A1		Asano et al.	2006/0232322 A1 2006/0244391 A1		Shishido et al.
2004/0080262 A1 2004/0080470 A1		Park et al. Yamazaki et al.	2006/0244697 A1		Lee et al.
2004/0090400 A1	5/2004		2006/0261841 A1	11/2006	
2004/0108518 A1	6/2004		2006/0264143 A1		Lee et al.
2004/0113903 A1		Mikami et al.	2006/0273997 A1 2006/0284801 A1		Nathan et al. Yoon et al.
2004/0129933 A1 2004/0130516 A1		Nathan et al. Nathan et al.	2006/0290614 A1		Nathan et al.
2004/0135749 A1		Kondakov et al.	2007/0001937 A1		Park et al.
2004/0145547 A1	7/2004	Oh	2007/0001939 A1		Hashimoto et al.
2004/0150592 A1		Mizukoshi et al.	2007/0001945 A1 2007/0008268 A1		Yoshida et al. Park et al.
2004/0150594 A1 2004/0150595 A1	8/2004 8/2004	Koyama et al. Kasai	2007/0008268 A1 2007/0008297 A1		Park et al. Bassetti
2004/0155841 A1		Kasai	2007/00035489 A1	2/2007	
2004/0174347 A1		Sun et al.	2007/0035707 A1	2/2007	Margulis
2004/0174349 A1*		Libsch et al 345/204	2007/0040773 A1		Lee et al.
2004/0174354 A1	9/2004		2007/0063932 A1		Nathan et al.
2004/0183759 A1 2004/0189627 A1		Stevenson et al. Shirasaki et al.	2007/0069998 A1 2007/0080905 A1		Naugler et al. Takahara
2007/010302/ AI	J. 2004	omrasari et ar.	2007/0000903 AI	7/200/	i unuitul a

# **US 9,153,172 B2**Page 5

(56)	Referen	nces Cited		CA CA	2567076 2 495 726		1/2006 7/2006
U.	S. PATENT	DOCUMENTS	(	CA	2557713	7	11/2006
2007/0080906 A	1 4/2007	Tanabe		CA CA	2526782 C 2 651 893	_	8/2007 11/2007
2007/0080908 A	1 4/2007	Nathan et al.		CA CN	2 672 590		10/2009
2007/0080918 A: 2007/0085801 A:		Kawachi et al. Park et al.		DE	1381032 20 2006 005427		11/2002 6/2006
2007/0103419 A		Uchino et al.	I	DE	202006007613		9/2006
2007/0109232 A		Yamamoto et al.		EP EP	0 478 186 0 940 796		4/1992 9/1999
2007/0128583 A 2007/0164941 A		Miyazawa Park et al.	I	EΡ	1 028 471 A	4	8/2000
2007/0182671 A	1 8/2007	Nathan et al.		EP	1 103 947	A 1	5/2001
2007/0236430 A 2007/0241999 A				EP EP	1 130 565 A 1 184 833	<b>A</b> 1	9/2001 3/2002
2007/0241999 A			I	EΡ	1 194 013		3/2002
2007/0273294 A		Nagayama		EP EP	0 925 588 1 310 939		11/2002 5/2003
2007/0285359 A 2007/0296672 A		Ono Kim et al.		EΡ	1 321 922		6/2003
2008/0001544 A	1/2008	Murakami et al.		EP	1 335 430 A	<b>4</b> 1	8/2003
2008/0042948 A 2008/0043044 A		Yamashita et al. Woo et al.		EP EP	1 372 136 1 381 019		12/2003 1/2004
2008/0043044 A		Naugler et al.	I	EΡ	1 418 566		5/2004
2008/0055134 A	1 3/2008	Li et al.		EP EP	1 429 312		6/2004 7/2004
2008/0055209 A 2008/0074360 A		Cok Lu et al.		EΡ	1 465 143 A		10/2004
2008/0074413 A	1 3/2008	Ogura		EP	1 467 408		10/2004
2008/0088549 A		Nathan et al.		EP EP	1 473 689 <i>A</i> 1 517 290 <i>A</i>	-	11/2004 3/2005
2008/0094426 A 2008/0122819 A		Kimpe Cho et al.		EΡ	1 521 203 A		4/2005
2008/0228562 A				GB GB	2 205 431 2 399 935		12/1988 9/2004
2008/0231641 A 2008/0290805 A		Miyashita Yamada et al.		зв ЗВ	2 460 018		11/2009
2009/0009459 A		Miyashita		IP	09 090405		4/1997
2009/0015532 A		Katayama et al.		IP IP	10-153759 10-254410		6/1998 9/1998
2009/0032807 A 2009/0121988 A				ĪΡ	11 231805		8/1999
2009/0146926 A	1 6/2009	Sung et al.		IP IP	11-282419		10/1999
2009/0153459 A9 2009/0160743 A		Han et al. Tomida et al.		IP	2000/056847 2000-077192		2/2000 3/2000
2009/0174628 A		Wang et al.		ΙP	2000-089198		3/2000
2009/0201281 A		,		IP IP	2000-352941 2002-91376		12/2000 3/2002
2009/0213046 A 2009/0251486 A		Nam Sakakibara et al.		ΙΡ	2002-268576		9/2002
2009/0278777 A		Wang et al.		IP IP	2002-278513		9/2002
2010/0039451 A		Jung		IP IP	2002-333862 2003-022035		11/2002 1/2003
2010/0039453 A		Nathan et al. Tanaka		ΙP	2003-076331		3/2003
2010/0079711 A: 2010/0207920 A:		Chaji et al.		IP IP	2003-150082 2003-177709		5/2003 6/2003
2010/0225634 A	9/2010	Levey et al.		ΙΡ	2003-271095		9/2003
2010/0269889 A		Reinhold et al.		IP IP	2003-308046		10/2003
2010/0277400 A 2010/0315319 A		Jeong Cok et al.		IP IP	2004-054188 2005-057217		2/2004 3/2005
2010/0328294 A	1 12/2010	Sasaki et al.		ΙP	2005-099715		4/2005
2011/0069089 A		Kopf et al.		IP ΓW	2005-338819 485337		12/2005 5/2002
2011/0090210 A	1 4/2011	Sasaki et al.		ΓW	502233		9/2002
FORE	EIGN PATE	NT DOCUMENTS		ΓW ΓW	538650 569173		6/2003 1/2004
	100.051	11/1002		ΓW	200526065		8/2005
	109 951 249592	11/1992 7/1998		ΓW	1239501		9/2005
CA 2.3	303 302	3/1999		WO WO	WO 94/25954 WO 99/48079		11/1994 9/1999
	368386	9/1999	7	WO	WO 9948079		9/1999
	242720 354018	1/2000 6/2000		WO WO	WO 01/27910 A 02/067327 A		4/2001 8/2002
CA 2	432530	7/2002		WO	WO 03/034389	1	4/2003
	438 577 436451	8/2002 8/2002		WO	WO 03/063124		7/2003
CA 2	507276	8/2002		WO WO	WO 03/075256 WO 03/077231		9/2003 9/2003
	483 645 463653	12/2003		WO	WO 03/07/231 WO 03/105117		12/2003
	463653 498136	1/2004 3/2004		WO	WO 2004/003877		1/2004
CA 2	522396	11/2004		WO WO	WO 2004/015668 A WO 2004/034364	<b>4</b> 1	2/2004 4/2004
	438363 443206	2/2005 3/2005		WO	WO 2004/034304 WO 2005/022498		3/2004
CA 2	519097	3/2005	7	WO	WO 2005/029455		3/2005
	472671	12/2005		WO WO	WO 2005/055185	<b>A.</b> 1	6/2005 6/2005
CA 2	523841	1/2006	`	WU	WO 2005/055186 A	7.1	0/2003

#### (56)References Cited

#### FOREIGN PATENT DOCUMENTS

WO	WO 2005/069267	7/2005
WO	WO 2005/122121	12/2005
WO	2006/053424	5/2006
WO	WO 2006/063448	6/2006
WO	WO 2006/128069	11/2006
WO	WO 2006/137337	12/2006
WO	WO 2007/079572	7/2007
WO	WO 2009/059028	5/2009
WO	WO 2009/127065	10/2009
WO	WO 2010/023270	3/2010
WO	WO 2010/066030	6/2010
WO	WO 2010/120733	10/2010

## OTHER PUBLICATIONS

Alexander et al.: "Pixel circuits and drive schemes for glass and elastic AMOLED displays"; dated Jul. 2005 (9 pages).

Alexander et al.: "Unique Electrical Measurement Technology for Compensation, Inspection, and Process Diagnostics of AMOLED HDTV"; dated May 2010 (4 pages).

Ashtiani et al.: "AMOLED Pixel Circuit With Electronic Compensation of Luminance Degradation"; dated Mar. 2007 (4 pages).

Chaji et al.: "A Current-Mode Comparator for Digital Calibration of Amorphous Silicon AMOLED Displays"; dated Jul. 2008 (5 pages). Chaji et al.: "A fast settling current driver based on the CCII for AMOLED displays"; dated Dec. 2009 (6 pages).

Chaji et al.: "A Low-Cost Stable Amorphous Silicon AMOLED Display with Full V~T- and V~O~L~E~D Shift Compensation"; dated May 2007 (4 pages).

Chaji et al.: "A low-power driving scheme for a-Si:H active-matrix organic light-emitting diode displays"; dated Jun. 2005 (4 pages).

Chaji et al.: "A low-power high-performance digital circuit for deep submicron technologies"; dated Jun. 2005 (4 pages).

Chaji et al.: "A novel a-Si:H AMOLED pixel circuit based on shortterm stress stability of a-Si:H TFTs"; dated Oct. 2005 (3 pages).

Chaji et al.: "A Novel Driving Scheme and Pixel Circuit for AMOLED Displays"; dated Jun. 2006 (4 pages).

Chaji et al.: "A novel driving scheme for high-resolution large-area a-Si:H AMOLED displays"; dated Aug. 2005 (4 pages)

Chaji et al.: "A Stable Voltage-Programmed Pixel Circuit for a-Si:H AMOLED Displays"; dated Dec. 2006 (12 pages).

Chaji et al.: "A Sub-µA fast-settling current-programmed pixel circuit for AMOLED displays"; dated Sep. 2007.

Chaji et al.: "An Enhanced and Simplified Optical Feedback Pixel Circuit for AMOLED Displays"; dated Oct. 2006.

Chaji et al.: "Compensation technique for DC and transient instability of thin film transistor circuits for large-area devices"; dated Aug. 2008.

Chaji et al.: "Driving scheme for stable operation of 2-TFT a-Si AMOLED pixel"; dated Apr. 2005 (2 pages).

Chaji et al.: "Dynamic-effect compensating technique for stable a-Si:H AMOLED displays"; dated Aug. 2005 (4 pages)

Chaji et al.: "Electrical Compensation of OLED Luminance Degradation"; dated Dec. 2007 (3 pages).

Chaji et al.: "eUTDSP: a design study of a new VLIW-based DSP architecture"; dated May 2003 (4 pages).

Chaji et al.: "Fast and Offset-Leakage Insensitive Current-Mode Line Driver for Active Matrix Displays and Sensors"; dated Feb. 2009 (8

Chaji et al.: "High Speed Low Power Adder Design With a New Logic Style: Pseudo Dynamic Logic (SDL)"; dated Oct. 2001 (4 pages).

Chaji et al.: "High-precision, fast current source for large-area current-programmed a-Si flat panels"; dated Sep. 2006 (4 pages).

Chaji et al.: "Low-Cost AMOLED Television with IGNIS Compensating Technology"; dated May 2008 (4 pages).

Chaji et al.: "Low-Cost Stable a-Si:H AMOLED Display for Portable Applications"; dated Jun. 2006 (4 pages). Chaji et al.: "Low-Power Low-Cost Voltage-Programmed a-Si:H

AMOLED Display"; dated Jun. 2008 (5 pages).

Chaji et al.: "Merged phototransistor pixel with enhanced near infrared response and flicker noise reduction for biomolecular imaging"; dated Nov. 2008 (3 pages).

Chaji et al.: "Parallel Addressing Scheme for Voltage-Programmed Active-Matrix OLED Displays"; dated May 2007 (6 pages).

Chaji et al.: "Pseudo dynamic logic (SDL): a high-speed and lowpower dynamic logic family"; dated Sep. 2002 (4 pages).

Chaji et al.: "Stable a-Si:H circuits based on short-term stress stability of amorphous silicon thin film transistors"; dated May 2006 (4 pages).

Chaji et al.: "Stable Pixel Circuit for Small-Area High- Resolution a-Si:H AMOLED Displays"; dated Oct. 2008 (6 pages).

Chaji et al.: "Stable RGBW AMOLED display with OLED degradation compensation using electrical feedback"; dated Feb. 2010 (2

Chaji et al.: "Thin-Film Transistor Integration for Biomedical Imaging and AMOLED Displays"; dated May 2008 (177 pages).

Jafarabadiashtiani et al.: "A New Driving Method for a-Si AMOLED Displays Based on Voltage Feedback"; dated May 2005 (4 pages). Lee et al.: "Ambipolar Thin-Film Transistors Fabricated by PECVD Nanocrystalline Silicon"; dated May 2006 (6 pages).

Ma e y et al: "Organic Light-Emitting Diode/Thin Film Transistor Integration for foldable Displays" Conference record of the 1997 International display research conference and international workshops on LCD technology and emissive technology. Toronto, Sep. 15-19, 1997 (6 pages).

Matsueda y et al.: "35.1: 2.5-in. AMOLED with Integrated 6-bit Gamma Compensated Digital Data Driver"; dated May 2004 (4

Nathan et al.: "Backplane Requirements for Active Matrix Organic Light Emitting Diode Displays"; dated Sep. 2006 (16 pages).

Nathan et al.: "Call for papers second international workshop on compact thin-film transistor (TFT) modeling for circuit simulation"; dated Sep. 2009 (1 page).

Nathan et al.: "Driving schemes for a-Si and LTPS AMOLED displays"; dated Dec. 2005 (11 pages).

Nathan et al.: "Invited Paper: a-Si for AMOLED—Meeting the Performance and Cost Demands of Display Applications (Cell Phone to HDTV)", dated Jun. 2006 (4 pages).

Nathan et al.: "Thin film imaging technology on glass and plastic"; dated Oct. 31-Nov. 2, 2000 (4 pages).

Philipp: "Charge transfer sensing" Sensor Review, vol. 19, No. 2, Dec. 31, 1999, 10 pages.

Rafati et al.: "Comparison of a 17 b multiplier in Dual-rail domino and in Dual-rail D L (D L) logic styles"; dated 2002 (4 pages)

Safavaian et al.: "Three-TFT image sensor for real-time digital X-ray imaging"; dated Feb. 2, 2006 (2 pages).

Safavian et al.: "3-TFT active pixel sensor with correlated double sampling readout circuit for real-time medical x-ray imaging"; dated Jun. 2006 (4 pages).

Safavian et al.: "A novel current scaling active pixel sensor with correlated double sampling readout circuit for real time medical x-ray imaging"; dated May 2007 (7 pages).

Safavian et al.: "A novel hybrid active-passive pixel with correlated double sampling CMOS readout circuit for medical x-ray imaging"; dated May 2008 (4 pages).

Safavian et al.: "Self-compensated a-Si:H detector with currentmode readout circuit for digital X-ray fluoroscopy"; dated Aug. 2005 (4 pages).

Safavian et al.: "TFT active image sensor with current-mode readout circuit for digital x-ray fluoroscopy [5969D-82]"; dated Sep. 2005 (9

Stewart M. et al., "Polysilicon TFT technology for active matrix OLED displays" IEEE transactions on electron devices, vol. 48, No. 5 May 2001 (7 pages).

Vygranenko et al.: "Stability of indium-oxide thin-film transistors by reactive ion beam assisted deposition"; dated Feb. 2009.

Wang et al.: "Indium oxides by reactive ion beam assisted evaporation: From material study to device application"; dated Mar. 2009 (6

Extended European Search Report mailed Nov. 8, 2011 issued in corresponding European Patent Application No. 11175223.4 (8 pages).

#### (56) References Cited

#### OTHER PUBLICATIONS

Chapter 3: Color Spaces" Keith Jack: "Video Demystified: "A Handbook for the Digital Engineer" 2001 Referex ORD-0000-00-00 USA EP040425529 ISBN: 1-878707-56-6 pp. 32-33.

Chapter 8: Alternative Flat Panel Display 1-25 Technologies; Willem den Boer: "Active Matrix Liquid Crystal Display: Fundamentals and Applications" 2005 Referex ORD-0000-00-00 U.K.; XP040426102 ISBN: 0-7506-7813-5 pp. 206-209 p. 208.

European Partial Search Report corresponding to European Patent Application Serial No. 12156251.6 European Patent Office dated May 30, 2012 (7 pages).

European Patent Office Communication in European Application No. 05821114 dated Jan. 11, 2013 (9 pages).

European Patent Office Communication with Supplemental European Search Report for EP Application No. 07701644.2 dated Aug. 18, 2009 (12 pages).

European Search Report and Written Opinion for Application No. 08 86 5338 mailed Nov. 2, 2011 (7 pages).

European Search Report corresponding to Application EP 10175764 dated Oct. 18, 2010 (2 pages).

European Search Report corresponding to European Patent Application Serial No. 12156251.6 European Patent Office dated Oct. 12, 2012 (18 pages).

European Search Report corresponding to European Patent Application No. 10829593.2 European Patent Office dated May 17, 2013 (7 pages)

European Search Report for Application No. 11175225.9 dated Nov. 4, 2011 (9 pages).

European Search Report for European Application No. EP 04 78 6661 dated Mar. 9, 2009.

European Search Report for European Application No. EP 05 75 9141 dated Oct. 30, 2009.

European Search Report for European Application No. EP 05 80 7905 dated Apr. 2, 2009 (5 pages).

European Search Report for European Application No. EP 05 82 1114 dated Mar. 27, 2009 (2 pages).

European Search Report for European Application No. EP 07 71 9579 dated May 20, 2009.

European Search Report for European Application Serial No. 12156251.6 dated Oct. 12, 2012 (18 pages).

European Search Report mailed Mar. 26, 2012 in corresponding European Patent Application No. 10000421.7 (6 pages).

European Search Report Application No. 10834294.0-1903 dated Apr. 8, 2013 (9 pages).

European Supplementary Search Report for EP 09 80 2309 dated May 8, 2011 (14 pages).

European Supplementary Search Report for European Application No. 00831330 8 dated Mar. 26, 2012 (11 pages)

No. 09831339.8 dated Mar. 26, 2012 (11 pages). Extended European Search Report corresponding to European Patent Application No. 12174465.0 European Patent Office dated Sep. 7,

2012 (9 pages). Extended European Search Report mailed Apr. 27, 2011 issued during prosecution of European patent application No. 09733076.5 (13

pages). Extended European Search Report Application No. 06752777.0 dated Dec. 6, 2010 (21 pages).

Extended European Search Report Application No. 09732338.0 dated May 24, 2011 (8 pages).

Fan et al. "LTPS\_TFT Pixel Circuit Compensation for TFT Threshold Voltage Shift and IR-Drop on the Power Line for Amolded Displays" 5 pages copyright 2012.

Goh et al. "A New a-Si:H Thin-Film Transistor Pixel Circuit for Active-Matrix Organic Light-Emitting Diodes" IEEE Electron Device Letters vol. 24 No. 9 Sep. 2003 pp. 583-585.

International Search Report for International Application No. PCT/CA2005/001844 dated Mar. 28, 2006 (2 pages).

International Search Report corresponding to International Patent Application No. PCT/IB2010/002898 Canadian Intellectual Property Office dated Jul. 28, 2009 (5 pages).

International Search Report for International Application No. PCT/CA2007/000013 dated May 7, 2007.

International Search Report for International Application No. PCT/CA2006/000941 dated Oct. 3, 2006 (2 pages).

International Search Report for International Application No. PCT/CA2009/001769 dated Apr. 8, 2010.

International Search Report for International Application No. PCT/CA02/00180 dated Jul. 31, 2002 (3 pages).

International Search Report for International Application No. PCT/CA2004/001741 dated Feb. 21, 2005.

International Search Report for International Application No. PCT/CA2005/001007 dated Oct. 18, 2005.

International Search Report for International Application No. PCT/CA2007/000652 dated Jul. 25, 2007.

International Search Report for International Application No. PCT/CA2008/002307 mailed Apr. 28, 2009 (3 pages).

International Search Report for International Application No. PCT/IB2011/055135 Canadian Patent Office dated Apr. 16, 2012 (5 pages)

International Search Report issued in International Application No. PCT/CA2009/001049 mailed Dec. 7, 2009 (4 pages).

International Search Report mailed Jul. 30, 2009 for International Application No. PCT/CA2009/000501 (4 pages).

International Search Report International Application PCT/IB2012/052651 5 pages dated, Sep. 11, 2012.

International Search Report PCT/IB2011/051103 dated Jul. 8, 2011, 3 pages.

International Searching Authority Search Report PCT/IB2010/055481 dated Apr. 7, 2011 (3 pages).

International Written Opinion International Application PCT/IB2012/052651 6 pages dated Sep. 11, 2012.

International Written Opinion PCT/IB2011/051103 dated Jul. 8, 2011, 6 pages.

Nathan et al. "Amorphous Silicon Thin Film Transistor Circuit Integration for Organic LED Displays on Glass and Plastic" IEEE Journal of Solid-State Circuits vol. 39 No. 9 Sep. 2004, pp. 1477-1486. Machine English translation of JP 2002-333862, 49 pages.

Office Action issued in Chinese Patent Application 200910246264.4 Dated Jul. 5, 2013; 8 pages.

Ono et al. "Shared Pixel Compensation Circuit for AM-OLED Displays" Proceedings of the 9<sup>th</sup> Asian Symposium on Information Display (ASID) pp. 462-465 New Delhi dated Oct. 8-12, 2006 (4 pages).

Patent Abstracts of Japan vol. 2000 No. 09, Oct. 13, 2000—JP 2000 172199 A, Jun. 3, 2000 abstract.

Patent Abstracts of Japan vol. 2002 No. 03 Apr. 3, 2002 (Apr. 4, 2004 & JP 2001 318627 A (Semiconductor EnergyLab DO Ltd) Nov. 16, 2001 abstract paragraphs '01331-01801 paragraph '01691 paragraph '01701 paragraph '01721 and figure 10.

Sanford James L. et al. "4.2 TFT AMOLED Pixel Circuits and Driving Methods" SID 03 Digest SSN/0003 2003, pp. 10-13.

Tatsuya Sasaoka et al. 24.4L; Late-News Paper: A 13.0-inch AM-Oled Display with Top Emitting Structure and Adaptive Current Mode Programmed Pixel Circuit (TAC) SID 01 Digest (2001) pp. 384-387.

Written Opinion corresponding to International Patent Application No. PCT/IB2010/002898 Canadian Intellectual Property Office dated Mar. 30, 2011 (8 pages).

Written Opinion for International Application No. PCT/CA2009/001769 dated Apr. 8, 2010 (8 pages).

Written Opinion mailed Jul. 30, 2009 for International Application No. PCT/CA2009/000501 (6 pages).

Yi He et al. "Current-Source a-Si:H Thin Film Transistor Circuit for Active-Matrix Organic Light-Emitting Displays" IEEE Electron Device Letters vol. 21 No. 12 Dec. 2000 pp. 590-592.

Zhiguo Meng et al; "24.3: Active-Matrix Organic Light-Emitting Diode Display implemented Using Metal-Induced Unilaterally Crystallized Polycrystalline Silicon Thin-Film Transistors" SID 01 Digest (2001) pp. 380-383.

<sup>\*</sup> cited by examiner




Figure 1
Prior Art




Figure 2




Figure 3




Figure 4




Figure 5





Figure 6






Figure 7(b)

Oct. 6, 2015




Figure 8




Figure 9




Figure 10




Figure 11




Figure 12




Figure 13

Driving cycle

Programming cycles




Figure 14




Figure 15




Figure 16




Figure 17




Figure 18




Figure 19




Figure 20




Figure 21




Figure 22

### METHOD AND SYSTEM FOR PROGRAMMING AND DRIVING ACTIVE MATRIX LIGHT EMITTING DEVICE PIXEL HAVING A CONTROLLABLE SUPPLY VOLTAGE

# CROSS REFERENCE TO RELATED APPLICATIONS

This application is a continuation of U.S. patent application Ser. No. 13/243,065, filed Sep. 23, 2011, which is a continuation of U.S. patent application Ser. No. 12/851,652, filed Aug. 6, 2010; which is a continuation of U.S. patent application Ser. No. 11/298,240, filed Dec. 7, 2005, now issued as U.S. Pat. No. 7,800,565, which claims priority to Canadian Patent No. 2,490,858, filed Dec. 7, 2004, each of which is incorporated herein by reference in its entirety.

#### FIELD OF INVENTION

The present invention relates to a light emitting device displays, and more specifically to a driving technique for the light emitting device displays.

#### BACKGROUND OF THE INVENTION

Recently active-matrix organic light-emitting diode (AMOLED) displays with amorphous silicon (a-Si), polysilicon, organic, or other driving backplane have become more attractive due to advantages over active matrix liquid 30 crystal displays. An AMOLED display using a-Si backplanes, for example, has the advantages which include low temperature fabrication that broadens the use of different substrates and makes flexible displays feasible, and its low cost fabrication that yields high resolution displays with a wide viewing 35 angle.

The AMOLED display includes an array of rows and columns of pixels, each having an organic light-emitting diode (OLED) and backplane electronics arranged in the array of rows and columns. Since the OLED is a current driven device, 40 the pixel circuit of the AMOLED should be capable of providing an accurate and constant drive current.

FIG. 1 shows a pixel circuit as disclosed in U.S. Pat. No. 5,748,160. The pixel circuit of FIG. 1 includes an OLED 10, a driving thin film transistor (TFT) 11, a switch TFT 13, and 45 a storage capacitor 14. The drain terminal of the driving TFT 11 is connected to the OLED 10. The gate terminal of the driving TFT 11 is connected to a column line 12 through the switch TFT 13. The storage capacitor 14, which is connected between the gate terminal of the driving TFT 11 and the 50 ground, is used to maintain the voltage at the gate terminal of the driving TFT 11 when the pixel circuit is disconnected from the column line 12. The current through the OLED 10 strongly depends on the characteristic parameters of the driving TFT 11. Since the characteristic parameters of the driving 55 TFT 11, in particular the threshold voltage under bias stress, vary by time, and such changes may differ from pixel to pixel, the induced image distortion may be unacceptably high.

U.S. Pat. No. 6,229,508 discloses a voltage-programmed pixel circuit which provides, to an OLED, a current independent of the threshold voltage of a driving TFT. In this pixel, the gate-source voltage of the driving TFT is composed of a programming voltage and the threshold voltage of the driving TFT. A drawback of U.S. Pat. No. 6,229,508 is that the pixel circuit requires extra transistors, and is complex, which 65 results in a reduced yield, reduced pixel aperture, and reduced lifetime for the display.

2

Another method to make a pixel circuit less sensitive to a shift in the threshold voltage of the driving transistor is to use current programmed pixel circuits, such as pixel circuits disclosed in U.S. Pat. No. 6,734,636. In the conventional current programmed pixel circuits, the gate-source voltage of the driving TFT is self-adjusted based on the current that flows through it in the next frame, so that the OLED current is less dependent on the current-voltage characteristics of the driving TFT. A drawback of the current-programmed pixel circuit is that an overhead associated with low programming current levels arises from the column line charging time due to the large line capacitance.

#### SUMMARY OF THE INVENTION

It is an object of the invention to provide a method and system that obviates or mitigates at least one of the disadvantages of existing systems.

In accordance with an aspect to the present invention there 20 is provided a method of programming and driving a display system, the display system includes: a display array having a plurality of pixel circuits arranged in row and column, each pixel circuit having: a light emitting device having a first terminal and a second terminal, the first terminal of the light-25 ing device being connected to a voltage supply electrode; a capacitor having a first terminal and a second terminal; a switch transistor having a gate terminal, a first terminal and a second terminal, the gate terminal of the switch transistor being connected to a select line, the first terminal of the switch transistor being connected to a signal line for transferring voltage data, the second terminal of the switch transistor being connected to the first terminal of the capacitor; and a driving transistor having a gate terminal, a first terminal and a second terminal, the gate terminal of the driving transistor being connected to the second terminal of the switch transistor and the first terminal of the capacitor at a first node (A), the first terminal of the driving transistor being connected to the second terminal of the light emitting device and the second terminal of the capacitor at a second node (B), the second terminal of the driving transistor being connected to a controllable voltage supply line; a driver for driving the select line, the controllable voltage supply line and the signal line to operate the display array; the method including the steps of: at a programming cycle, at a first operating cycle, charging the second node at a first voltage defined by (VREF-VT) or (-VREF+VT), where VREF represents a reference voltage and VT represents a threshold voltage of the driving transistor; at a second operating cycle, charging the first node at a second voltage defined by (VREF+VP) or (-VREF+VP) so that the difference between the first and second node voltages is stored in the storage capacitor, where VP represents a programming voltage; at a driving cycle, applying the voltage stored in the storage capacitor to the gate terminal of the driving transistor.

In accordance with a further aspect to the present invention there is provided a method of programming and driving a display system, the display system includes: a display array having a plurality of pixel circuits arranged in row and column, each pixel circuit having: a light emitting device having a first terminal and a second terminal, the first terminal of the lighting device being connected to a voltage supply electrode; a first capacitor and a second capacitor, each having a first terminal and a second terminal; a first switch transistor having a gate terminal, a first terminal and a second terminal, the gate terminal of the first switch transistor being connected to a first select line, the first terminal of the first switch transistor being connected to the second terminal of the light emitting device,

the second terminal of the first switch being connected to the first terminal of the first capacitor; a second switch transistor having a gate terminal, a first terminal and a second terminal, the gate terminal of the second switch transistor being connected to a second select line, the first terminal of the second 5 switch transistor being connected to a signal line for transferring voltage data; a driving transistor having a gate terminal, a first terminal and a second terminal, the first terminal of the driving transistor being connected to the second terminal of the light emitting device at a first node (A), the gate terminal of the driving transistor being connected to the second terminal of the first switch transistor and the first terminal of the first capacitor at a second node (B), the second terminal of the driving transistor being connected to a controllable voltage 15 supply line; the second terminal of the second switch transistor being connected to the second terminal of the first capacitor and the first terminal of the second capacitor at a third node (C); a driver for driving the first and second select line, the controllable voltage supply line and the signal line to operate 20 the display array, the method including the steps of: at a programming cycle, at a first operating cycle, controlling the voltage of each of the first node and the second node so as to store (VT+VP) or -(VT+VP) in the first storage capacitor, where VT represents a threshold voltage of the driving tran- 25 sistor, VP represents a programming voltage; at a second operating cycle, discharging the third node; at a driving cycle, applying the voltage stored in the storage capacitor to the gate terminal of the driving transistor.

In accordance with a further aspect to the present invention 30 there is provided a display system including: a display array having a plurality of pixel circuits arranged in row and column, each pixel circuit having: a light emitting device having a first terminal and a second terminal, the first terminal of the lighting device being connected to a voltage supply electrode; 35 a capacitor having a first terminal and a second terminal; a switch transistor having a gate terminal, a first terminal and a second terminal, the gate terminal of the switch transistor being connected to a select line, the first terminal of the switch transistor being connected to a signal line for transferring 40 voltage data, the second terminal of the switch transistor being connected to the first terminal of the capacitor; and a driving transistor having a gate terminal, a first terminal and a second terminal, the gate terminal of the driving transistor being connected to the second terminal of the switch transis- 45 tor and the first terminal of the capacitor at a first node (A), the first terminal of the driving transistor being connected to the second terminal of the light emitting device and the second terminal of the capacitor at a second node (B), the second terminal of the driving transistor being connected to a con- 50 trollable voltage supply line; a driver for driving the select line, the controllable voltage supply line and the signal line to operate the display array; and a controller for implementing a programming cycle and a driving cycle on each row of the cycle includes a first operating cycle' and a second operating cycle, wherein at the first operating cycle, the second node is charged at a first voltage defined by (VREF-VT) or (-VREF+VT), where VREF represents a reference voltage and VT represents a threshold voltage of the driving transis- 60 tor, at the second operating cycle, the first node is charged at a second voltage defined by (VREF+VP) or (-VREF+VP) so that the difference between the first and second node voltages is stored in the storage capacitor, where VP represents a programming voltage; wherein at the driving cycle, the volt- 65 age stored in the storage capacitor is applied to the gate terminal of the driving transistor.

In accordance with a further aspect to the present invention there is provided a display system including: a display array having a plurality of pixel circuits arranged in row and column, each pixel circuit having: a light emitting device having a first terminal and a second terminal, the first terminal of the lighting device being connected to a voltage supply electrode; a first capacitor and a second capacitor, each having a first terminal and a second terminal; a first switch transistor having a gate terminal, a first terminal and a second terminal, the gate terminal of the first switch transistor being connected to a first select line, the first terminal of the first switch transistor being connected to the second terminal of the light emitting device, the second terminal of the first switch being connected to the first terminal of the first capacitor; a second switch transistor having a gate terminal, a first terminal and a second terminal, the gate terminal of the second switch transistor being connected to a second select line, the first terminal of the second switch transistor being connected to a signal line for transferring voltage data; a driving transistor having a gate terminal, a first terminal and a second terminal, the first terminal of the driving transistor being connected to the second terminal of the light emitting device at a first node (A), the gate terminal of the driving transistor being connected to the second terminal of the first switch transistor and the first terminal of the first capacitor at a second node (B), the second terminal of the driving transistor being connected to a controllable voltage supply line; the second terminal of the second switch transistor being connected to the second terminal of the first capacitor and the first terminal of the second capacitor at a third node (C); a driver for driving the first and second select line, the controllable voltage supply line and the signal line to operate the display array; and a controller for implementing a programming cycle and a driving cycle on each row of the display array using the driver; wherein the programming cycle includes a first operating cycle and a second operating cycle, wherein at the first operating cycle, the voltage of each of the first node and the second node is controlled so as to store (VT+VP) or -(VT+VP) in the first storage capacitor, where VT represents a threshold voltage of the driving transistor, VP represents a programming voltage, at the second operating cycle, the third node is discharged, wherein at the driving cycle, the voltage stored in the storage capacitor is applied to the gate terminal of the driving transistor.

This summary of the invention does not necessarily describe all features of the invention.

Other aspects and features of the present invention will be readily apparent to those skilled in the art from a review of the following detailed description of preferred embodiments in conjunction with the accompanying drawings.

#### BRIEF DESCRIPTION OF THE DRAWINGS

These and other features of the invention will become more display array using the driver; wherein the programming 55 apparent from the following description in which reference is made to the appended drawings wherein:

FIG. 1 is a diagram showing a conventional 2-TFT voltage programmed pixel circuit;

FIG. 2 is a timing diagram showing an example of programming and driving cycles in accordance with an embodiment of the present invention, which is applied to a display array;

FIG. 3 is a diagram showing a pixel circuit to which programming and driving technique in accordance with an embodiment of the present invention is applied;

FIG. 4 is a timing diagram showing an example of waveforms for programming and driving the pixel circuit of FIG. 3;

FIG. 5 is a diagram showing a lifetime test result for the pixel circuit of FIG. 3;

FIG. 6 is a diagram showing a display system having the pixel circuit of FIG. 3;

FIG. 7(a) is a diagram showing an example of the array 5 structure having top emission pixels which are applicable to the array of FIG. 6;

FIG. 7(b) is a diagram showing an example of the array structure having bottom emission pixels which are applicable to the array of FIG. 6;

FIG. **8** is a diagram showing a pixel circuit to which programming and driving technique in accordance with a further embodiment of the present invention is applied;

FIG. 9 is a timing diagram showing an example of waveforms for programming and driving the pixel circuit of FIG. 8; 15

FIG. 10 is a diagram showing a pixel circuit to which programming and driving technique in accordance with a further embodiment of the present invention is applied;

FIG. 11 is a timing diagram showing an example of waveforms for programming and driving the pixel circuit of FIG. 20 10:

FIG. 12 is a diagram showing a pixel circuit to which programming and driving technique in accordance with a further embodiment of the present invention is applied;

FIG. 13 is a timing diagram showing an example of waveforms for programming and driving the pixel circuit of FIG.

FIG. 14 is a diagram showing a pixel circuit to which programming and driving technique in accordance with a further embodiment of the present invention is applied;

FIG. 15 is a timing diagram showing an example of waveforms for programming and driving the pixel circuit of FIG.

FIG. 16 is a diagram showing a display system having the pixel circuit of FIG. 14;

FIG. 17 is a diagram showing a pixel circuit to which programming and driving technique in accordance with a further embodiment of the present invention is applied;

FIG. **18** is a timing diagram showing an example of waveforms for programming and driving the pixel circuit of FIG. 40

FIG. 19 is a diagram showing a pixel circuit to which programming and driving technique in accordance with a further embodiment of the present invention is applied;

FIG. **20** is a timing diagram showing an example of wave- 45 forms for programming and driving the pixel circuit of FIG. **19**;

FIG. 21 is a diagram showing a pixel circuit to which programming and driving technique in accordance with a further embodiment of the present invention is applied; and 50

FIG. 22 is a timing diagram showing an example of waveforms for programming and driving the pixel circuit of FIG. 21;

# DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS OF THE INVENTION

Embodiments of the present invention are described using a pixel having an organic light emitting diode (OLED) and a driving thin film transistor (TFT). However, the pixel may include any light emitting device other than OLED, and the pixel may include any driving transistor other than TFT. It is noted that in the description, "pixel circuit" and "pixel" may be used interchangeably.

FIG. 2 is a diagram showing programming and driving 65 cycles in accordance with an embodiment of the present invention. In FIG. 2, each of ROW(j), ROW(j+1), and ROW

6

(j+2) represents a row of the display array where a plurality of pixel circuits are arranged in row and column.

The programming and driving cycle for a frame occurs after the programming and driving cycle for a next frame. The programming and driving cycles for the frame at a ROW overlaps with the programming and driving cycles for the same frame at a next ROW. As described below, during the programming cycle, the time depending parameter(s) of the pixel circuit is extracted to generate a stable pixel current.

FIG. 3 illustrates a pixel circuit 200 to which programming and driving technique in accordance with an embodiment of the present invention is applied. The pixel circuit 200 includes an OLED 20, a storage capacitor 21, a driving transistor 24, and a switch transistor 26. The pixel circuit 200 is a voltage programmed pixel circuit. Each of the transistors 24 and 26 has a gate terminal, a first terminal and a second terminal. In the description, the first terminal (second terminal) may be, but not limited to, a drain terminal or a source terminal (a source terminal or a drain terminal).

The transistors 24 and 26 are n-type TFTs. However, the transistors 24 and 26 may be p-type transistors. As described below, the driving technique applied to the pixel circuit 200 is also applicable to a complementary pixel circuit having p-type transistors as shown in FIG. 14. The transistors 24 and 26 may be fabricated using amorphous silicon, nano/micro crystalline silicon, poly silicon, organic semiconductors technologies (e.g. organic TFT), NMOS/PMOS technology or CMOS technology (e.g. MOSFET).

The first terminal of the driving transistor 24 is connected to a controllable voltage supply line VDD. The second terminal of the driving transistor 24 is connected to the anode electrode of the OLED 20. The gate terminal of the driving transistor 24 is connected to a signal line VDATA through the switch transistor 26. The storage capacitor 21 is connected between the source and gate terminals of the driving transistor 24.

The gate terminal of the switch transistor **26** is connected to a select line SEL. The first terminal of the switch transistor **26** is connected to the signal line VDATA. The second terminal of the switch transistor **26** is connected to the gate terminal of the driving transistor **24**. The cathode electrode of the OLED **20** is connected to a ground voltage supply electrode.

The transistors 24 and 26 and the storage capacitor 21 are connected at node A1. The transistor 24, the OLED 20 and the storage capacitor 21 are connected at node B1.

FIG. 4 illustrates a timing diagram showing an example of waveforms for programming and driving the pixel circuit 200 of FIG. 3. Referring to FIGS. 3 and 4, the operation of the pixel circuit 200 includes a programming cycle having three operating cycles X11, X12 and X13, and a driving cycle having one operating cycle X14.

During the programming cycle, node B1 is charged to the negative threshold voltage of the driving transistor 24, and node A1 is charged to a programming voltage VP.

As a result, the gate-source voltage of the driving transistor **24** goes to:

$$VGS=VP-(-VT)=VP+VT$$
(1)

60 where VGS represents the gate-source voltage of the driving transistor 24, and VT represents the threshold voltage of the driving transistor 24.

Since the driving transistor 24 is in saturation regime of operation, its current is defined mainly by its gate-source voltage. As a result the current of the driving transistor 24 remains constant even if the OLED voltage changes, since its gate-source voltage is stored in the storage capacitor 21.

In the first operating cycle X11: VDD goes to a compensating voltage VCOMPB, and VDATA goes to a high positive compensating voltage VCOMPA, and SEL is high. As a result, node A1 is charged to VCOMPA and node B1 is charged to VCOMPB.

In the second operating cycle X12: While VDATA goes to a reference voltage VREF, node B1 is discharged through the driving transistor 24 until the driving transistor 24 turns off. As a result, the voltage of node B1 reaches (VREF-VT). VDD has a positive voltage VH to increase the speed of this 10 cycle X12. For optimal setting time, VH can be set to be equal to the operating voltage which is the voltage on VDD during the driving cycle.

In the third operating cycle X13: VDD goes to its operating voltage. While SEL is high, node A1 is charged to (VP+ 15 VREF). Because the capacitance 22 of the OLED 20 is large, the voltage at node B1 stays at the voltage generated in the previous cycle X12. Thus, the voltage of node B1 is (VREF-VT). Therefore, the gate-source voltage of the driving transistor 24 is (VP+VT), and this gate-source voltage is stored in 20 the storage capacitor 21.

In the fourth operating cycle X14: SEL and VDATA go to zero. VDD is the same as that of the third operating cycle X13. However, VDD may be higher than that of the third operating cycle X13. The voltage stored in the storage capacitor 21 is 25 applied to the gate terminal of the driving transistor 24. Since the gate-source voltage of the driving transistor 24 include its threshold voltage and also is independent of the OLED voltage, the degradation of the OLED 20 and instability of the driving transistor 24 does not affect the amount of current 30 flowing through the driving transistor 24 and the OLED 20.

It is noted that the pixel circuit 200 can be operated with different values of VCOMPB, VCOMPA, VP, VREF and VH. VCOMPB, VCOMPA, VP, VREF and VH define the lifetime of the pixel circuit 200. Thus, these voltages can be defined in 35 accordance with the pixel specifications.

FIG. 5 illustrates a lifetime test result for the pixel circuit and waveform shown in FIGS. 3 and 4. In the test, a fabricated pixel circuit was put under the operation for a long time while tored to investigate the stability of the driving scheme. The result shows that OLED current is stable after 120-hour operation. The VT shift of the driving transistor is 0.7 V.

FIG. 6 illustrates a display system having the pixel circuit 200 of FIG. 3. VDD1 and VDD2 of FIG. 6 correspond to VDD 45 of FIG. 3. SEL1 and SEL2 of FIG. 6 correspond to SEL of FIG. 3. VDATA1 and VDATA2 of FIG. 6 correspond to VDATA of FIG. 3. The array of FIG. 6 is an active matrix light emitting diode (AMOLED) display having a plurality of the pixel circuits 200 of FIG. 3. The pixel circuits are arranged in 50 rows and columns, and interconnections 41, 42 and 43 (VDATA1, SEL1, VDD1). VDATA1 (or VDATA 2) is shared between the common column pixels while SEL1 (or SEL2) and VDD1 (or VDD2) are shared between common row pixels in the array structure.

A driver 300 is provided for driving VDATA1 and VDATA2. A driver 302 is provided for driving VDD1, VDD2, SEL1 and SEL2, however, the driver for VDD and SEL lines can also be implemented separately. A controller 304 controls the drivers 300 and 302 to programming and driving the pixel 60 circuits as described above. The timing diagram for programming and driving the display array of FIG. 6 is as shown in FIG. 2. Each programming and driving cycle may be the same as that of FIG. 4.

FIG. 7(a) illustrates an example of array structure having 65 top emission pixels are arranged. FIG. 7(b) illustrates an example of array structure having bottom emission pixels are

arranged. The array of FIG. 6 may have array structure shown in FIG. 7(a) or 7(b). In FIG. 7(a), 400 represents a substrate, 402 represents a pixel contact, 403 represents a (top emission) pixel circuit, and 404 represents a transparent top electrode on the OLEDs. In FIG. 7(b), 410 represents a transparent substrate, 411 represents a (bottom emission) pixel circuit, and 412 represents a top electrode. All of the pixel circuits including the TFTs, the storage capacitor, the SEL, VDATA, and VDD lines are fabricated together. After that, the OLEDs are fabricated for all pixel circuits. The OLED is connected to the corresponding driving transistor using a via (e.g. B1 of FIG. 3) as shown in FIGS. 7(a) and 7(b). The panel is finished by deposition of the top electrode on the OLEDs which can be a continuous layer, reducing the complexity of the design and can be used to turn the entire display ON/OFF or control the

FIG. 8 illustrates a pixel circuit 202 to which programming and driving technique in accordance with a further embodiment of the present invention is applied. The pixel circuit 202 includes an OLED 50, two storage capacitors 52 and 53, a driving transistor 54, and switch transistors 56 and 58. The pixel circuit 202 is a top emission, voltage programmed pixel circuit. This embodiment principally works in the same manner as that of FIG. 3. However, in the pixel circuit 202, the OLED 50 is connected to the drain terminal of the driving transistor 54. As a result, the circuit can be connected to the cathode Of the OLED 50. Thus, the OLED deposition can be started with the cathode.

The transistors 54, 56 and 58 are n-type TFTs. However, the transistors 54; 56 and 58 may be p-type transistors The driving technique applied to the pixel circuit 202 is also applicable to a complementary pixel circuit having p-type transistors as shown in FIG. 17. The transistors 54, 56 and 58 may be fabricated using amorphous silicon, nano/micro crystalline silicon, poly silicon, organic semiconductors technologies (e.g. organic TFT), NMOS/PMOS technology or CMOS technology (e.g. MOSFET).

The first terminal of the driving transistor 54 is connected the current of the driving transistor (24 of FIG. 3) was moni- 40 to the cathode electrode of the OLED 50. The second terminal of the driving transistor 54 is connected to a controllable voltage supply line VSS. The gate terminal of the driving transistor 54 is connected to its first line (terminal) through the switch transistor 56. The storage capacitors 52 and 53 are in series, and are connected between the gate terminal of the driving transistor **54** and a common ground. The voltage on the voltage supply line VSS is controllable. The common ground may be connected to VSS.

> The gate terminal of the switch transistor 56 is connected to a first select line SEL1. The first terminal of the switch transistor 56 is connected to the drain terminal of the driving transistor 54. The second terminal of the switch transistor 56 is connected to the gate terminal of the driving transistor 54.

The gate terminal of the switch transistor 58 is connected to 55 a second select line SEL2. The first terminal of the switch transistor 58 is connected to a signal line VDATA. The second terminal of the switch transistor 58 is connected to the shared terminal of the storage capacitors 52 and 53 (i.e. node C2). The anode electrode of the OLED **50** is connected to a voltage supply electrode VDD.

The OLED 50 and the transistors 54 and 56 are connected at node A2. The storage capacitor 52 and the transistors 54 and 56 are connected at node B2.

FIG. 9 illustrates a timing diagram showing an example of waveforms for programming and driving the pixel circuit 202 of FIG. 8. Referring to FIGS. 8 and 9, the operation of the pixel circuit 202 includes a programming cycle having four

operating cycles X21, X22, X23 and X24, and a driving cycle having one operating cycle X25.

During the programming cycle, a programming voltage plus the threshold voltage of the driving transistor 54 is stored in the storage capacitor 52. The source terminal of the driving transistor 54 goes to zero, and the second storage capacitor 53 is charged to zero.

As a result, the gate-source voltage of the driving transistor 54 goes to:

$$VGS=VP+VT$$
 (2)

where VGS represents the gate-source voltage of the driving transistor **54**, VP represents the programming voltage, and VT represents the threshold voltage of the driving transistor **54**.

In the first operating cycle X21: VSS goes to a high positive voltage, and VDATA is zero. SEL1 and SEL2 are high. Therefore, nodes A2 and B2 are charged to a positive voltage.

In the second operating cycle X22: While SEL1 is low and the switch transistor 56 is off, VDATA goes to a high positive 20 voltage. As a result, the voltage at node B2 increases (i.e. bootstrapping) and node A2 is charged to the voltage of VSS. At this voltage, the OLED 50 is off.

In the third operating cycle X23: VSS goes to a reference voltage VREF. VDATA goes to (VREF-VP). At the beginning of this cycle, the voltage of node B2 becomes almost equal to the voltage of node A2 because the capacitance 51 of the OLED 50 is bigger than that of the storage capacitor 52. After that, the voltage of node B2 and the voltage of node A2 are discharged through the driving transistor 54 until the 30 driving transistor 54 turns off. As a result, the gate-source voltage of the driving transistor 54 is (VREF+VT), and the voltage stored in storage capacitor 52 is (VP+VT).

In the fourth operating cycle X24: SEL1 is low. Since SEL2 is high, and VDATA is zero, the voltage at node C2 goes to 35 zero.

In the fifth operating cycle X25: VSS goes to its operating voltage during the driving cycle. In FIG. 5, the operating voltage of VSS is zero. However, it may be any voltage other than zero. SEL2 is low. The voltage stored in the storage 40 capacitor 52 is applied to the gate terminal of the driving transistor 54. Accordingly, a current independent of the threshold voltage VT of the driving transistor 54 and the voltage of the OLED 50 flows through the driving transistor 54 and the OLED 50. Thus, the degradation of the OLED 50 and instability of the driving transistor 54 does not affect the amount of the current flowing through the driving transistor 54 and the OLED 50.

FIG. 10 illustrates a pixel circuit 204 to which programming and driving technique in accordance with a further 50 embodiment of the present invention is applied. The pixel circuit 204 includes an OLED 60, two storage capacitors 62 and 63, a driving transistor 64, and switch transistors 66 and 68. The pixel circuit 204 is a top emission, voltage programmed pixel circuit. The pixel circuit 204 principally 55 works similar to that of in FIG. 8. However, one common select line is used to operate the pixel circuit 204, which can increase the available pixel area and aperture ratio.

The transistors **64**, **66** and **68** are n-type TFTs. However, The transistors **64**, **66** and **68** may be p-type transistors. The 60 driving technique applied to the pixel circuit **204** is also applicable to a complementary pixel circuit having p-type transistors as shown in FIG. **19**. The transistors **64**, **66** and **68** may be fabricated using amorphous silicon, nano/micro crystalline silicon, poly silicon, organic semiconductors technologies (e.g. organic TFT), NMOS/PMOS technology or CMOS technology (e.g. MOSFET).

10

The first terminal of the driving transistor **64** is connected to the cathode electrode of the OLED **60**. The second terminal of the driving transistor **64** is connected to a controllable voltage supply line VSS. The gate terminal of the driving transistor **64** is connected to its first line (terminal) through the switch transistor **66**. The storage capacitors **62** and **63** are in series, and are connected between the gate terminal of the driving transistor **64** and the common ground. The voltage of the voltage supply line VSS is controllable. The common ground may be connected to VSS.

The gate terminal of the switch transistor **66** is connected to a select line SEL. The first terminal of the switch transistor **66** is connected to the first terminal of the driving transistor **64**. The second terminal of the switch transistor **66** is connected to the gate terminal of the driving transistor **64**.

The gate terminal of the switch transistor **68** is connected to the select line SEL. The first terminal of the switch transistor **68** is connected to a signal line VDATA. The second terminal is connected to the shared terminal of storage capacitors **62** and **63** (i.e. node C3). The anode electrode of the OLED **60** is connected to a voltage supply electrode VDD.

The OLED 60 and the transistors 64 and 66 are connected at node A3. The storage capacitor 62 and the transistors 64 and 66 are connected at node B3.

FIG. 11 illustrates a timing diagram showing an example of waveforms for programming and driving the pixel circuit 204 of FIG. 10. Referring to FIGS. 10 and 11, the operation of the pixel circuit 204 includes a programming cycle having three operating cycles X31, X32 and X33, and a driving cycle includes one operating cycle X34.

During the programming cycle, a programming voltage plus the threshold voltage of the driving transistor 64 is stored in the storage capacitor 62. The source terminal of the driving transistor 64 goes to zero and the storage capacitor 63 is charged to zero.

As a result, the gate-source voltage of the driving transistor **64** goes to:

$$VGS=VP+VT$$
 (3)

where VGS represents the gate-source voltage of the driving transistor **64**, VP represents the programming voltage, and VT represents the threshold voltage of the driving transistor **64**.

In the first operating cycle X31: VSS goes to a high positive voltage, and VDATA is zero. SEL is high. As a result, nodes A3 and B3 are charged to a positive voltage. The OLED 60 turns off.

In the second operating cycle X32: While SEL is high, VSS goes to a reference voltage VREF. VDATA goes to (VREF–VP). As a result, the voltage at node B3 and the voltage of node A3 are discharged through the driving transistor 64 until the driving transistor 64 turns off. The voltage of node B3 is (VREF+VT), and the voltage stored in the storage capacitor 62 is (VP+VT).

In the third operating cycle X33: SEL goes to VM. VM is an intermediate voltage in which the switch transistor 66 is off and the switch transistor 68 is on. VDATA goes to zero. Since SEL is VM and VDATA is zero, the voltage of node C3 goes to zero.

VM is defined as:

where VT1 represents the threshold voltage of the driving transistor 64, VT2 represents the threshold voltage of the switch transistor 66, and VT3 represents the threshold voltage of the switch transistor 68.

The condition (a) forces the switch transistor 66 to be off and the switch transistor 68 to be on. The voltage stored in the storage capacitor 62 remains intact.

In the fourth operating cycle X34: VSS goes to its operating voltage during the driving cycle. In FIG. 11, the operating voltage of VSS is zero. However, the operating voltage of VSS may be any voltage other than zero. SEL is low. The voltage stored in the storage capacitor 62 is applied to the gate of the driving transistor **64**. The driving transistor **64** is ON. Accordingly, a current independent of the threshold voltage VT of the driving transistor **64** and the voltage of the OLED **60** flows through the driving transistor **64** and the OLED **60**. Thus, the degradation of the OLED **60** and instability of the driving transistor 64 does not affect the amount of the current 15 flowing through the driving transistor **64** and the OLED **60**.

FIG. 12 illustrates a pixel circuit 206 to which programming and driving technique in accordance with a further embodiment of the present invention is applied. The pixel circuit 206 includes an OLED 70, two storage capacitors 72 20 and 73, a driving transistor 74, and switch transistors 76 and 78. The pixel circuit 206 is a top emission, voltage programmed pixel circuit.

The transistors 74, 76 and 78 are n-type TFTs. However, the transistors 74, 76 and 78 may be p-type transistors. The 25 driving technique applied to the pixel circuit 206 is also applicable to a complementary pixel circuit having p-type transistors as shown in FIG. 21. The transistors 74, 76 and 78 may be fabricated using amorphous silicon, nano/micro crystalline silicon, poly silicon, organic semiconductors technologies (e.g. organic TFT), NMOS/PMOS technology or CMOS technology (e.g. MOSFET).

The first terminal of the driving transistor 74 is connected to the cathode electrode of the OLED 70. The second terminal  $_{35}$ of the driving transistor **74** is connected to a common ground. The gate terminal of the driving transistor 74 is connected to its first line (terminal) through the switch transistor 76. The storage capacitors 72 and 73 are in series, and are connected between the gate terminal of the driving transistor 74 and the 40 common ground.

The gate terminal of the switch transistor 76 is connected to a select line SEL. The first terminal of the switch transistor 76 is connected to the first terminal of the driving transistor 74. The second terminal of the switch transistor 76 is connected 45 to the gate terminal of the driving transistor 74.

The gate terminal of the switch transistor 78 is connected to the select line SEL. The first terminal of the switch transistor 78 is connected to a signal line VDATA. The second terminal is connected to the shared terminal of storage capacitors 72 50 and 73 (i.e. node C4). The anode electrode of the OLED 70 is connected to a voltage supply electrode VDD. The voltage of the voltage electrode VDD is controllable.

The OLED 70 and the transistors 74 and 76 are connected at node A4. The storage capacitor 72 and the transistors 74 55 84 and 86 may be fabricated using amorphous silicon, nano/ and 76 are connected at node B4.

FIG. 13 illustrates a timing diagram showing an example of waveforms for programming and driving the pixel circuit 206 of FIG. 12. Referring to FIGS. 12 and 13, the operation of the pixel circuit 206 includes a programming cycle having four 60 operating cycles X41, X42, X43 and X44, and a driving cycle having one driving cycle 45.

During the programming cycle, a programming voltage plus the threshold voltage of the driving transistor 74 is stored in the storage capacitor 72. The source terminal of the driving 65 transistor 74 goes to zero and the storage capacitor 73 is charged to zero.

12

As a result, the gate-source voltage of the driving transistor 74 goes to:

$$VGS=VP-VT$$
 (4)

where VGS represents the gate-source voltage of the driving transistor 74, VP represents the programming voltage, and VT represents the threshold voltage of the driving transistor

In the first operating cycle X41: SEL is high. VDATA goes to a low voltage. While VDD is high, node B4 and node A4 are charged to a positive voltage.

In the second operating cycle X42: SEL is low, and VDD goes to a reference voltage VREF where the OLED 70 is off.

In the third operating cycle X43: VDATA goes to (VREF2-VP) where VREF2 is a reference voltage. It is assumed that VREF2 is zero. However, VREF2 can be any voltage other than zero. SEL is high. Therefore, the voltage of node B4 and the voltage of node A4 become equal at the beginning of this cycle. It is noted that the first storage capacitor 72 is large enough so that its voltage becomes dominant. After that, node B4 is discharged through the driving transistor 74 until the driving transistor 74 turns off.

As a result, the voltage of node B4 is VT (i.e. the threshold voltage of the driving transistor 74). The voltage stored in the first storage capacitor 72 is (VP-VREF2+VT)=(VP+VT) where VREF2=0.

In the fourth operating cycle X44: SEL goes to VM where VM is an intermediate voltage at which the switch transistor 76 is off and the switch transistor 78 is on. VM satisfies the following condition:

$$VT3 << VM < VP + VT$$
 (b)

where VT3 represents the threshold voltage of the switch transistor 78.

VDATA goes to VREF2 (=0). The voltage of node C4 goes to VREF2 (=0).

This results in that the gate-source voltage VGS of the driving transistor 74 is (VP+VT). Since VM<VP+VT, the switch transistor 76 is off, and the voltage stored in the storage capacitor 72 stays at VP+VT.

In the fifth operating cycle X45: VDD goes to the operating voltage. SEL is low. The voltage stored in the storage capacitor 72 is applied to the gate of the driving transistor 74. Accordingly, a current independent of the threshold voltage VT of the driving transistor **74** and the voltage of the OLED 70 flows through the driving transistor 74 and the OLED 70. Thus, the degradation of the OLED 70 and instability of the driving transistor 74 does not affect the amount of the current flowing through the driving transistor 74 and the OLED 70.

FIG. 14 illustrates a pixel circuit 208 to which programming and driving technique in accordance with a further embodiment of the present invention is applied. The pixel circuit 208 includes an OLED 80, a storage capacitor 81, a driving transistor 84 and a switch transistor 86. The pixel circuit 208 corresponds to the pixel circuit 200 of FIG. 3, and a voltage programmed pixel circuit.

The transistors 84 and 86 are p-type TFTs. The transistors micro crystalline silicon, poly silicon, organic semiconductors technologies (e.g. organic TFT), CMOS technology (e.g. MOSFET) and any other technology which provides p-type

The first terminal of the driving transistor 84 is connected to a controllable voltage supply line VSS. The second terminal of the driving transistor 84 is connected to the cathode electrode of the OLED 80. The gate terminal of the driving transistor 84 is connected to a signal line VDATA through the switch transistor 86. The storage capacitor 81 is connected between the second terminal and the gate terminal of the driving transistor 84.

The gate terminal of the switch transistor 86 is connected to a select line SEL. The first terminal of the switch transistor 86 is connected to the signal line VDATA. The second terminal of the switch transistor 86 is connected to the gate terminal of the driving transistor **84**. The anode electrode of the OLED **80** 5 is connected to a ground voltage supply electrode.

The storage capacitor 81 and the transistors 84 and 85 are connected at node A5. The OLED 80, the storage capacitor 81 and the driving transistor 84 are connected at node B5.

FIG. 15 illustrates a timing diagram showing an example of 10 waveforms for programming and driving the pixel circuit 208 of Figure. FIG. 15 corresponds to FIG. 4. VDATA and VSS are used to programming and compensating for a time dependent parameter of the pixel circuit 208, which are similar to VDATA and VDD of FIG. 4. Referring to FIGS. 14 and 15, the 15 operation of the pixel circuit 208 includes a programming cycle having three operating cycles X51, X52 and X53, and a driving cycle having one operating cycle X54.

During the programming cycle, node B5 is charged to a node A5 is charged to a negative programming voltage.

As a result, the gate-source voltage of the driving transistor

$$VGS=-VP+(-|VT|)=-VP-|VT|$$
(5)

where VGS represents the gate-source voltage of the driving transistor 84, VP represents the programming voltage, and VT represents the threshold voltage of the driving transistor

In the first operating cycle X51: VSS goes to a positive 30 compensating voltage VCOMPB, and VDATA goes to a negative compensating voltage (-VCOMPA), and SEL is low. As a result, the switch transistor 86 is on. Node A5 is charged to (-VCOMPA). Node B5 is charged to VCOMPB.

In the second operating cycle X52: VDATA goes to a 35 reference voltage

VREF. Node B5 is discharged through the driving transistor 84 until the driving transistor 84 turns off. As a result, the voltage of node B5 reaches VREF+|VT|. VSS goes to a negative voltage VL to increase the speed of this cycle X52. For the 40 optimal setting time, VL is selected to be equal to the operating voltage which is the voltage of VSS during the driving cycle.

In the third operating cycle X53: While VSS is in the VL level, and SEL is low, node A5 is charged to (VREF-VP). 45 Because the capacitance 82 of the OLED 80 is large, the voltage of node B5 stays at the positive threshold voltage of the driving transistor 84. Therefore, the gate-source voltage of the driving transistor 84 is (-VP-|VT|), which is stored in storage capacitor 81.

In the fourth operating cycle X54: SEL and VDATA go to zero. VSS goes to a high negative voltage (i.e. its operating voltage). The voltage stored in the storage capacitor 81 is applied to the gate terminal of the driving transistor 84. Accordingly, a current independent of the voltage of the 55 OLED 80 and the threshold voltage of the driving transistor **84** flows through the driving transistor **84** and the OLED **80**. Thus, the degradation of the OLED 80 and instability of the driving transistor 84 does not affect the amount of the current flowing through the driving transistor 84 and the OLED 80. 60

It is noted that the pixel circuit 208 can be operated with different values of VCOMPB, VCOMPA, VL, VREF and VP. VCOMPB, VCOMPA, VL, VREF and VP define the lifetime of the pixel circuit. Thus, these voltages can be defined in accordance with the pixel specifications.

FIG. 16 illustrates a display system having the pixel circuit 208 of FIG. 14. VSS1 and VSS2 of FIG. 16 correspond to VSS 14

of FIG. 14. SEL1 and SEL2 of FIG. 16 correspond to SEL of FIG. 14. VDATA1 and VDATA2 of FIG. 16 correspond to VDATA of FIG. 14. The array of FIG. 16 is an active matrix light emitting diode (AMOLED) display having a plurality of the pixel circuits 208 of FIG. 14. The pixel circuits 208 are arranged in rows and columns, and interconnections 91, 92 and 93 (VDATA1, SEL2, VSS2). VDATA1 (or VDATA2) is shared between the common column pixels while SEL1 (or SEL2) and VSS1 (or VSS2) are shared between common row pixels in the array structure.

A driver 310 is provided for driving VDATA1 and VDATA2. A driver 312 is provided for driving VSS1, VSS2, SEL1 and SEL2. A controller 314 controls the drivers 310 and 312 to implement the programming and driving cycles described above. The timing diagram for programming and driving the display array of FIG. 6 is as shown in FIG. 2. Each programming and driving cycle may be the same as that of FIG. 15.

The array of FIG. 16 may have array structure shown in positive threshold voltage of the driving transistor 84, and 20 FIG. 7(a) or 7(b). The array of FIG. 16, is produced in a manner similar to that of FIG. 6. All of the pixel circuits including the TFTs, the storage capacitor, the SEL, VDATA, and VSS lines are fabricated together. After that, the OLEDs are fabricated for all pixel circuits. The OLED is connected to (5) 25 the corresponding driving transistor using a via (e.g. B5 of FIG. 14). The panel is finished by deposition of the top electrode on the OLEDs which can be a continuous layer, reducing the complexity of the design and can be used to turn the entire display ON/OFF or control the brightness.

FIG. 17 illustrates a pixel circuit 210 to which programming and driving technique in accordance with a further embodiment of the present invention is applied. The pixel circuit 210 includes an OLED 100, two storage capacitors 102 and 103, a driving transistor 104, and switch transistors 106 and 108. The pixel circuit 210 corresponds to the pixel circuit 202 of FIG. 8.

The transistors 104, 106 and 108 are p-type TFTs. The transistors 84 and 86 may be fabricated using amorphous silicon, nano/micro crystalline silicon, poly silicon, organic semiconductors technologies (e.g. organic TFT), CMOS technology (e.g. MOSFET) and any other technology which provides p-type transistors.

In FIG. 17, one of the terminals of the driving transistor 104 is connected to the anode electrode of the OLED 100, while the other terminal is connected to a controllable voltage supply line VDD. The storage capacitors 102 and 103 are in series, and are connected between the gate terminal of the driving transistor 104 and a voltage supply electrode V2. Also, V2 may be connected to VDD. The cathode electrode of the OLED 100 is connected to a ground voltage supply elec-

The OLED 100 and the transistors 104 and 106 are connected at node A6. The storage capacitor 102 and the transistors 104 and 106 are connected at node B6. The transistor 108 and the storage capacitors 102 and 103 are connected at node

FIG. 18 illustrates a timing diagram showing an example of waveforms for programming and driving the pixel circuit 210 of FIG. 17. FIG. 18 corresponds to FIG. 9. VDATA and VDD are used to programming and compensating for a time dependent parameter of the pixel circuit 210, which are similar to VDATA and VSS of FIG. 9. Referring to FIGS. 17 and 18, the operation of the pixel circuit 210 includes a programming cycle having four operating cycles X61, X62, X63 and X64, and a driving cycle having one operating cycle X65.

During the programming cycle, a negative programming voltage plus the negative threshold voltage of the driving

transistor 104 is stored in the storage capacitor 102, and the second storage capacitor 103 is discharged to zero.

As a result, the gate-source voltage of the driving transistor **104** goes to:

$$VGS = -VP - |VT| \tag{6}$$

where VGS represents the gate-source voltage of the driving transistor 104, VP represents the programming voltage, and VT represents the threshold voltage of the driving transistor 104

In the first operating cycle X61: VDD goes to a high negative voltage, and VDATA is set to V2. SEL1 and SEL2 are low. Therefore, nodes A6 and B6 are charged to a negative voltage.

In the second operating cycle X62: While SEL1 is high and the switch transistor 106 is off, VDATA goes to a negative 15 voltage. As a result, the voltage at node B6 decreases, and the voltage of node A6 is charged to the voltage of VDD. At this voltage, the OLED 100 is off.

In the third operating cycle X63: VDD goes to a reference voltage VREF. VDATA goes to (V2–VREF+VP) where VREF is a reference voltage. It is assumed that VREF is zero. However, VREF may be any voltage other than zero. At the beginning of this cycle, the voltage of node B6 becomes almost equal to the voltage of node A6 because the capacitance 101 of the OLED 100 is bigger than that of the storage capacitor 102. After that, the voltage of node B6 and the voltage of node A6 are charged through the driving transistor 114.

In the first voltage., SE gate-source voltage of the driving transistor 104 is (–VP–VTI), which is stored in the storage capacitor 102.

In the fourth operating cycle X64: SEL1 is high. Since SEL2 is low, and VDATA goes to V2, the voltage at node C6 goes to V2.

In the fifth operating cycle X65: VDD goes to its operating voltage during the driving cycle. In FIG. 18, the operating 35 voltage of VDD is zero. However, the operating voltage of VDD may be any voltage. SEL2 is high. The voltage stored in the storage capacitor 102 is applied to the gate terminal of the driving transistor 104. Thus, a current independent of the threshold voltage VT of the driving transistor 104 and the 40 voltage of the OLED 100 flows through the driving transistor 104 and the OLED 100. Accordingly, the degradation of the OLED 100 and instability of the driving transistor 104 do not affect the amount of the current flowing through the driving transistor 54 and the OLED 100.

FIG. 19 illustrates a pixel circuit 212 to which programming and driving technique in accordance with a further embodiment of the present invention is applied. The pixel circuit 212 includes an OLED 110, two storage capacitors 112 and 113, a driving transistor 114, and switch transistors 50 116 and 118. The pixel circuit 212 corresponds to the pixel circuit 204 of FIG. 10.

The transistors **114**, **116** and **118** are p-type TFTs. The transistors **84** and **86** may be fabricated using amorphous silicon, nano/micro crystalline silicon, poly silicon, organic 55 semiconductors technologies (e.g. organic TFT), CMOS technology (e.g. MOSFET) and any other technology which provides p-type transistors.

In FIG. 19, one of the terminals of the driving transistor 114 is connected to the anode electrode of the OLED 110, while 60 the other terminal is connected to a controllable voltage supply line VDD. The storage capacitors 112 and 113 are in series, and are connected between the gate terminal of the driving transistor 114 and a voltage supply electrode V2. Also, V2 may be connected to VDD. The cathode electrode of 65 the OLED 100 is connected to a ground voltage supply electrode.

16

The OLED 110 and the transistors 114 and 116 are connected at node A7. The storage capacitor 112 and the transistors 114 and 116 are connected at node B7. The transistor 118 and the storage capacitors 112 and 113 are connected at node C7

FIG. 20 illustrates a timing diagram showing an example of waveforms for programming and driving the pixel circuit 212 of FIG. 19. FIG. 20 corresponds to FIG. 11. VDATA and VDD are used to programming and compensating for a time dependent parameter of the pixel circuit 212, which are similar to VDATA and VSS of FIG. 11. Referring to FIGS. 19 and 20, the operation of the pixel circuit 212 includes a programming cycle having four operating cycles X71, X72 and X73, and a driving cycle having one operating cycle X74.

During the programming cycle, a negative programming voltage plus the negative threshold voltage of the driving transistor 114 is stored in the storage capacitor 112. The storage capacitor 113 is discharged to zero.

As a result, the gate-source voltage of the driving transistor **114** goes to:

$$VGS=-VP-|VT|$$
 (7

where VGS represents the gate-source voltage of the driving transistor 114, VP represents the programming voltage, and VT represents the threshold voltage of the driving transistor 114

In the first operating cycle X71: VDD goes to a negative voltage., SEL is low. Node A7 and node B7 are charged to a negative voltage.

In the second operating cycle X72: VDD goes to a reference voltage VREF. VDATA goes to (V2–VREF+VP). The voltage at node B7 and the voltage of node A7 are changed until the driving transistor 114 turns off. The voltage of B7 is (–VREF–VT), and the voltage stored in the storage capacitor 112 is (–VP–|VT|).

In the third operating cycle X73: SEL goes to VM. VM is an intermediate voltage in which the switch transistor 106 is off and the switch transistor 118 is on. VDATA goes to V2. The voltage of node C7 goes to V2. The voltage stored in the storage capacitor 112 is the same as that of X72.

In the fourth operating cycle X74: VDD goes to its operating voltage. SEL is high. The voltage stored in the storage capacitor 112 is applied to the gate of the driving transistor 114. The driving transistor 114 is on. Accordingly, a current independent of the threshold voltage VT of the driving transistor 114 and the voltage of the OLED 110 flows through the driving transistor 114 and the OLED 110.

FIG. 21 illustrates a pixel circuit 214 to which programming and driving technique in accordance with a further embodiment of the present invention is applied. The pixel circuit 214 includes an OLED 120, two storage capacitors 122 and 123, a driving transistor 124, and switch transistors 126 and 128. The pixel circuit 212 corresponds to the pixel circuit 206 of FIG. 12.

The transistors **124**, **126** and **128** are p-type TFTs. The transistors **84** and **86** may be fabricated using amorphous silicon, nano/micro crystalline silicon, poly silicon, organic semiconductors technologies (e.g. organic TFT), CMOS technology (e.g. MOSFET) and any other technology which provides p-type transistors.

In FIG. 21, one of the terminals of the driving transistor 124 is connected to the anode electrode of the OLED 120, while the other terminal is connected to a voltage supply line VDD. The storage capacitors 122 and 123 are in series, and are connected between the gate terminal of the driving transistor 124 and VDD. The cathode electrode of the OLED 120 is connected to a controllable voltage supply electrode VSS.

The OLED 120 and the transistors 124 and 126 are connected at node A8. The storage capacitor 122 and the transistors 124 and 126 are connected at node B8. The transistor 128 and the storage capacitors 122 and 123 are connected at node

FIG. 22 illustrates a timing diagram showing an example of waveforms for programming and driving the pixel circuit 214 of FIG. 21. FIG. 22 corresponds to FIG. 13. VDATA and VSS are used to programming and compensating for a time dependent parameter of the pixel circuit **214**, which are similar to VDATA and VDD of FIG. 13. Referring to FIGS. 21 and 22, the programming of the pixel circuit 214 includes a programming cycle having four operating cycles X81, X82, X83 and X84, and a driving cycle having one driving cycle X85.

During the programming cycle, a negative programming voltage plus the negative threshold voltage of the driving transistor 124 is stored in the storage capacitor 122. The storage capacitor 123 is discharged to zero.

As a result, the gate-source voltage of the driving transistor **124** goes to:

$$VGS = -VP - |VT|$$
 (8

where VGS represents the gate-source voltage of the driving transistor 114, VP represents the programming voltage, and 25 of the invention as defined in the claims. VT represents the threshold voltage of the driving transistor

In the first operating cycle X81: VDATA goes to a high voltage. SEL is low. Node A8 and node B8 are charged to a positive voltage.

In the second operating cycle X82: SEL is high. VSS goes to a reference voltage VREF1 where the OLED 60 is off.

In the third operating cycle X83: VDATA goes to (VREF2+ VP) where VREF2 is a reference voltage. SEL is low. Therefore, the voltage of node B8 and the voltage of node A8 35 become equal at the beginning of this cycle. It is noted that the first storage capacitor 112 is large enough so that its voltage becomes dominant. After that, node B8 is charged through the driving transistor 124 until the driving transistor 124 turns off. As a result, the voltage of node B8 is (VDD-|VT|). The 40 voltage stored in the first storage capacitor 122 is (-VREF2-VP-|VT|).

In the fourth operating cycle X84: SEL goes to VM where VM is an intermediate voltage at which the switch transistor **126** is off and the switch transistor **128** is on. VDATA goes to 45 VREF2. The voltage of node C8 goes to VREF2.

This results in that the gate-source voltage VGS of the driving transistor 124 is (-VP-|VT|). Since VM<-VP-VT, the switch transistor 126 is off, and the voltage stored in the storage capacitor 122 stays at -(VP+|VT|).

In the fifth operating cycle X85: VSS goes to the operating voltage. SEL is low. The voltage stored in the storage capacitor 122 is applied to the gate of the driving transistor 124.

It is noted that a system for operating an array having the pixel circuit of FIG. **8**, **10**, **12**, **17**, **19** or **21** may be similar to 55 that of FIG. 6 or 16. The array having the pixel circuit of FIG. 8, 10, 12, 17, 19 or 21 may have array structure shown in FIG. 7(a) or 7(b).

It is noted that each transistor can be replaced with p-type or n-type transistor based on concept of complementary cir- 60

According to the embodiments of the present invention, the driving transistor is in saturation regime of operation. Thus, its current is defined mainly by its gate-source voltage VGS. As a result, the current of the driving transistor remains constant even if the OLED voltage changes since its gate-source voltage is stored in the storage capacitor.

18

According to the embodiments of the present invention, the overdrive voltage providing to a driving transistor is generated by applying a waveform independent of the threshold voltage of the driving transistor and/or the voltage of a light emitting diode voltage.

According to the embodiments of the present invention, a stable driving technique based on bootstrapping is provided (e.g. FIGS. 2-12 and 16-20).

The shift(s) of the characteristic(s) of a pixel element(s) (e.g. the threshold voltage shift of a driving transistor and the degradation of a light emitting device under prolonged display operation) is compensated for by voltage stored in a storage capacitor and applying it to the gate of the driving transistor. Thus, the pixel circuit can provide a stable current though the light emitting device without any effect of the shifts, which improves the display operating lifetime. Moreover, because of the circuit simplicity, it ensures higher product yield, lower fabrication cost and higher resolution than conventional pixel circuits.

All citations are hereby incorporated by reference.

The present invention has been described with regard to one or more embodiments. However, it will be apparent to persons skilled in the art that a number of variations and modifications can be made without departing from the scope

What is claimed is:

- 1. A display system, comprising:
- a substrate;
- a plurality of pixel circuits arranged on the substrate in rows and columns, each of the pixel circuits including a capacitor, a switch transistor connected to a signal line for transferring programming data to be stored in the capacitor as a corresponding voltage, and a driving transistor connected to a light emitting device for emitting light according to the voltage stored in the capacitor, the driving transistor having a terminal connected to a voltage supply line;
- a plurality of signal lines on the substrate, each connected to corresponding ones of the pixel circuits;
- a plurality of voltage supply lines each arranged on the substrate to intersect perpendicularly the plurality of signal lines; and
- a top electrode on the pixel circuits, wherein, in each of the pixel circuits, a gate of the driving transistor is connected directly to the switch transistor, a drain of the driving transistor is connected to a first of the plurality of voltage supply lines, and where, during a programming cycle that includes transferring the programming data from the signal line to the capacitor, the first voltage supply line is adjusted to adjust a voltage of the gate of the driving transistor to cause a gate-source voltage of the driving transistor to be stored in the capacitor as the gate of the driving transistor remains connected to the signal line through the switch transistor.
- 2. The display system of claim 1, further comprising a driver for driving each of the voltage supply lines to a voltage that is controllable by the driver from a compensation voltage to at least an operating voltage.
- 3. The display system of claim 2, wherein the compensation voltage is a negative voltage and the operating voltage of the first voltage supply line is a positive voltage.
- 4. The display system of claim 1, wherein the number of voltage supply lines corresponds to the number of rows of pixel circuits, the voltage supply lines being arranged in rows relative to the substrate.
- 5. The display system of claim 1, further comprising a plurality of select lines, each connected to a corresponding

gate of the switch transistor of each of the pixel circuits, the select lines being arranged on the substrate parallel with the voltage supply lines.

- 6. The display system of claim 5, wherein the number of select lines corresponds to the number of rows of pixel circuits, the select lines being arranged in rows relative to the substrate, and the signal lines being arranged in columns relative to the voltage supply and select lines.
- 7. The display system of claim 5, wherein, in each of the pixel circuits, a gate of the switch transistor is connected to a corresponding one of the select lines, a first terminal of the switch transistor is connected to a corresponding one of the signal lines, a second terminal of the switch transistor is connected to a node to which a gate of the driving transistor is connected, the capacitor is coupled to the node, a first terminal of the light emitting device is connected to a second terminal of the driving transistor, a second terminal of the light emitting device is connected to a potential, a first terminal of the driving transistor is connected to a corresponding one of the voltage supply lines.
- **8**. The display system of claim **1**, wherein the top electrode is transparent to permit light from each of the light emitting devices in the pixel circuits to pass through the top electrode, each of the light emitting devices being arranged over corresponding ones of the pixel circuits between the substrate and <sup>25</sup> the top electrode.
- **9.** The display system of claim **8**, wherein the top electrode is a continuous layer connected to a ground potential.
- 10. The display system of claim 1, wherein the substrate is transparent to permit light from each of the light emitting devices in the pixel circuits to pass through the substrate, each of the light emitting devices being arranged on the substrate adjacent to corresponding ones of the pixel circuits between the transparent substrate and the top electrode.

20

- 11. The display system of claim 1, wherein all of the pixel circuits are fabricated together, and all of the light emitting devices are fabricated together separate from fabrication of the pixel circuits, and each of the light emitting devices is connected to corresponding ones of the drive transistors of the pixel circuits by a via disposed on the substrate.
- 12. The display system of claim 1, wherein, in each of the pixel circuits, the light emitting device does not overlap the switch transistor or the driving transistor on the substrate.
  - **13**. A display system, comprising: a substrate:
  - a plurality of pixel circuits arranged on the substrate in rows and columns, each of the pixel circuits including a capacitor, a switch transistor connected to a signal line for transferring programming data to be stored in the capacitor as a corresponding voltage, and a driving transistor connected to a light emitting device for emitting light according to the voltage stored in the capacitor, the driving transistor having a drain terminal connected to a voltage supply line;
  - a plurality of signal lines on the substrate, each connected to corresponding ones of the pixel circuits;
  - a plurality of voltage supply lines each arranged on the substrate to intersect perpendicularly the plurality of signal lines; and
  - a top electrode on the pixel circuits, where, during a programming cycle that includes transferring the programming data from the signal line to a first terminal of the capacitor, a voltage between the light emitting device and the driving transistor is controlled by adjusting the voltage supply line to reset a second terminal of the capacitor while light emitting device remains off and to adjust a gate voltage of the driving transistor.

\* \* \* \* \*



专利名称(译)	用于编程和驱动具有可控电源电压的有源矩阵发光装置像素的方法和系统					
公开(公告)号	<u>US9153172</u>	公开(公告)日	2015-10-06			
申请号	US13/744843	申请日	2013-01-18			
[标]申请(专利权)人(译)	伊格尼斯创新公司					
当前申请(专利权)人(译)	IGNIS创新INC.					
[标]发明人	NATHAN AROKIA					
	CHAJI GHOLAMREZA					
	SERVATI PEYMAN					
发明人	NATHAN, AROKIA					
	CHAJI, GHOLAMREZA					
	SERVATI, PEYMAN					
IPC分类号	G09G3/30 G09G3/32 G09G3/36 G	G09G3/3225				
CPC分类号	G09G3/3233 G09G3/3696 G09G2 G09G2310/061 G09G2320/043 G		9G2310/0262 G09G2310/06			
代理机构(译)	尼克松皮博迪律师事务所					
优先权	2490858 2004-12-07 CA					
其他公开文献	US20130162507A1					
外部链接	Espacenet USPTO					

## 摘要(译)

提供了用于编程和驱动有源矩阵发光装置像素的方法和系统。像素是电压编程像素电路,并且具有发光器件,驱动晶体管和存储电容器。像素具有编程周期,该编程周期具有多个操作周期和驱动周期。在编程周期期间,控制OLED和驱动晶体管之间的连接电压,使得驱动晶体管的期望栅极-源极电压存储在存储电容器中。

